{"id":"https://openalex.org/W3160236860","doi":"https://doi.org/10.1109/tcad.2022.3203959","title":"TRIM: A Design Space Exploration Model for Deep Neural Networks Inference and Training Accelerators","display_name":"TRIM: A Design Space Exploration Model for Deep Neural Networks Inference and Training Accelerators","publication_year":2022,"publication_date":"2022-09-01","ids":{"openalex":"https://openalex.org/W3160236860","doi":"https://doi.org/10.1109/tcad.2022.3203959","mag":"3160236860"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3203959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3203959","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025518911","display_name":"Yangjie Qi","orcid":"https://orcid.org/0000-0002-4210-3337"},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yangjie Qi","raw_affiliation_strings":["Parallel Cognitive Systems Laboratory, University of Dayton, Dayton, OH, USA"],"affiliations":[{"raw_affiliation_string":"Parallel Cognitive Systems Laboratory, University of Dayton, Dayton, OH, USA","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100450363","display_name":"Shuo Zhang","orcid":"https://orcid.org/0000-0002-2284-7427"},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuo Zhang","raw_affiliation_strings":["Parallel Cognitive Systems Laboratory, University of Dayton, Dayton, OH, USA"],"affiliations":[{"raw_affiliation_string":"Parallel Cognitive Systems Laboratory, University of Dayton, Dayton, OH, USA","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104090957","display_name":"Tarek M. Taha","orcid":null},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek M. Taha","raw_affiliation_strings":["Parallel Cognitive Systems Laboratory, University of Dayton, Dayton, OH, USA"],"affiliations":[{"raw_affiliation_string":"Parallel Cognitive Systems Laboratory, University of Dayton, Dayton, OH, USA","institution_ids":["https://openalex.org/I127591826"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025518911"],"corresponding_institution_ids":["https://openalex.org/I127591826"],"apc_list":null,"apc_paid":null,"fwci":0.4609,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59004749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"42","issue":"5","first_page":"1648","last_page":"1661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/trim","display_name":"Trim","score":0.8355927467346191},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.740305483341217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6863819360733032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6382505893707275},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6354325413703918},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5961916446685791},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49528756737709045},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48069578409194946},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.46545177698135376},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43112173676490784},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4154353737831116},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3784584403038025},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.35334497690200806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14138463139533997},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08570030331611633}],"concepts":[{"id":"https://openalex.org/C88611116","wikidata":"https://www.wikidata.org/wiki/Q957004","display_name":"Trim","level":2,"score":0.8355927467346191},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.740305483341217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6863819360733032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6382505893707275},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6354325413703918},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5961916446685791},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49528756737709045},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48069578409194946},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.46545177698135376},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43112173676490784},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4154353737831116},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3784584403038025},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.35334497690200806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14138463139533997},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08570030331611633}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3203959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3203959","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2036785686","https://openalex.org/W2194775991","https://openalex.org/W2285660444","https://openalex.org/W2289252105","https://openalex.org/W2442974303","https://openalex.org/W2464177207","https://openalex.org/W2513554817","https://openalex.org/W2516141709","https://openalex.org/W2518511512","https://openalex.org/W2522548197","https://openalex.org/W2553915786","https://openalex.org/W2565851976","https://openalex.org/W2612076670","https://openalex.org/W2612445135","https://openalex.org/W2618530766","https://openalex.org/W2625457103","https://openalex.org/W2626129225","https://openalex.org/W2626991402","https://openalex.org/W2763421725","https://openalex.org/W2900120080","https://openalex.org/W2904688479","https://openalex.org/W2919115771","https://openalex.org/W2940862705","https://openalex.org/W2955425717","https://openalex.org/W2963037989","https://openalex.org/W2963566954","https://openalex.org/W2964787841","https://openalex.org/W2996287690","https://openalex.org/W2998732502","https://openalex.org/W3017521908","https://openalex.org/W3036805013","https://openalex.org/W3105314253","https://openalex.org/W3109827567","https://openalex.org/W3118608800","https://openalex.org/W3134893068","https://openalex.org/W4205270231","https://openalex.org/W4226353746","https://openalex.org/W4288083644","https://openalex.org/W4297775537","https://openalex.org/W4385245566","https://openalex.org/W6739901393","https://openalex.org/W6745245109","https://openalex.org/W6762718338","https://openalex.org/W6787972765","https://openalex.org/W6791915121"],"related_works":["https://openalex.org/W1741246166","https://openalex.org/W1508949720","https://openalex.org/W1855080238","https://openalex.org/W2890557332","https://openalex.org/W3048824278","https://openalex.org/W3022644913","https://openalex.org/W2077629192","https://openalex.org/W2704801810","https://openalex.org/W3092334294","https://openalex.org/W3005710104"],"abstract_inverted_index":{"There":[0],"is":[1,28,150,174],"increasing":[2],"demand":[3],"for":[4,7,52,70,178,187],"specialized":[5],"hardware":[6,27,61,97,108,118,159],"training":[8,74,166,188],"deep":[9],"neural":[10],"networks":[11],"(DNNs),":[12],"both":[13,71,89],"in":[14,18,75],"edge/IoT":[15],"environments":[16],"and":[17,41,73,91,99,115,130,165,189],"high-performance":[19],"computing":[20],"systems.":[21],"The":[22,80],"design":[23,65,78,101,109,143,182],"space":[24,66,144,183],"of":[25,36,67,127,184],"such":[26],"very":[29],"large":[30],"due":[31],"to":[32,59,137,140,154,161],"the":[33,64,76,84,112,142,181],"wide":[34],"range":[35],"processing":[37],"architectures,":[38],"DNN":[39,47,68,128,185],"configurations,":[40],"dataflow":[42,114],"options.":[43],"This":[44],"makes":[45],"developing":[46],"processors":[48],"quite":[49],"complex,":[50],"especially":[51],"training.":[53],"We":[54,121,133],"present":[55],"TRIM,":[56],"an":[57],"infrastructure":[58],"help":[60,155],"architects":[62,156],"explore":[63,106,141],"accelerators":[69,129],"inference":[72,164],"early":[77],"stages.":[79],"model":[81],"evaluates":[82],"at":[83],"whole":[85],"network":[86],"level,":[87],"considering":[88],"interlayer":[90],"intralayer":[92],"activities.":[93],"Given":[94],"applications,":[95],"essential":[96],"specifications,":[98],"a":[100,151,175],"goal,":[102],"TRIM":[103,123,139,149,173],"can":[104],"quickly":[105],"different":[107,158],"options,":[110],"select":[111],"optimal":[113],"guide":[116],"new":[117],"architecture":[119,167],"design.":[120,168],"validated":[122],"with":[124],"FPGA-based":[125],"implementation":[126],"ASIC-based":[131],"architectures.":[132],"also":[134],"show":[135,171],"how":[136],"use":[138],"through":[145],"several":[146],"case":[147],"studies.":[148],"powerful":[152,176],"tool":[153,177],"evaluate":[157],"choices":[160],"develop":[162],"efficient":[163],"Experimental":[169],"results":[170],"that":[172],"rapidly":[179],"exploring":[180],"architectures":[186],"inference.":[190]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-16T09:10:04.655348","created_date":"2025-10-10T00:00:00"}