{"id":"https://openalex.org/W4293811827","doi":"https://doi.org/10.1109/tcad.2022.3201494","title":"Increasing FPGA Accelerators Memory Bandwidth With a Burst-Friendly Memory Layout","display_name":"Increasing FPGA Accelerators Memory Bandwidth With a Burst-Friendly Memory Layout","publication_year":2022,"publication_date":"2022-08-31","ids":{"openalex":"https://openalex.org/W4293811827","doi":"https://doi.org/10.1109/tcad.2022.3201494"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3201494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3201494","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-03930715/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034907741","display_name":"Corentin Ferry","orcid":"https://orcid.org/0000-0002-6284-7210"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Corentin Ferry","raw_affiliation_strings":["Department of Computer Science, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":"https://orcid.org/0000-0002-6284-7210","affiliations":[{"raw_affiliation_string":"Department of Computer Science, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001146686","display_name":"Tomofumi Yuki","orcid":"https://orcid.org/0000-0002-5737-6178"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Tomofumi Yuki","raw_affiliation_strings":["Inria, CNRS, IRISA, University Rennes, Rennes, France"],"raw_orcid":"https://orcid.org/0000-0002-5737-6178","affiliations":[{"raw_affiliation_string":"Inria, CNRS, IRISA, University Rennes, Rennes, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053526033","display_name":"Steven Derrien","orcid":"https://orcid.org/0000-0002-6281-083X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Steven Derrien","raw_affiliation_strings":["Inria, CNRS, IRISA, University Rennes, Rennes, France"],"raw_orcid":"https://orcid.org/0000-0002-6281-083X","affiliations":[{"raw_affiliation_string":"Inria, CNRS, IRISA, University Rennes, Rennes, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047953886","display_name":"Sanjay Rajopadhye","orcid":"https://orcid.org/0000-0002-4246-6066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay Rajopadhye","raw_affiliation_strings":["Department of Computer Science, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":"https://orcid.org/0000-0002-4246-6066","affiliations":[{"raw_affiliation_string":"Department of Computer Science, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034907741"],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":1.1662,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76820954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"42","issue":"5","first_page":"1546","last_page":"1559"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.826359748840332},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6536916494369507},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6436246633529663},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5994576215744019},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.560406506061554},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5528796911239624},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5251806974411011},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.493960440158844},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4910581111907959},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4856168329715729},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46498507261276245},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.45652973651885986},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4464016258716583},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.42955300211906433},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42262470722198486},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41086316108703613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3880960941314697},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1608857810497284},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13707688450813293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.826359748840332},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6536916494369507},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6436246633529663},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5994576215744019},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.560406506061554},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5528796911239624},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5251806974411011},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.493960440158844},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4910581111907959},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4856168329715729},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46498507261276245},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.45652973651885986},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4464016258716583},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.42955300211906433},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42262470722198486},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41086316108703613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3880960941314697},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1608857810497284},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13707688450813293},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2022.3201494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3201494","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-03930715v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-03930715","pdf_url":"https://inria.hal.science/hal-03930715/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, In press, pp.1-15. ⟨10.1109/TCAD.2022.3201494⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03930715v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-03930715","pdf_url":"https://inria.hal.science/hal-03930715/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, In press, pp.1-15. ⟨10.1109/TCAD.2022.3201494⟩","raw_type":"Journal articles"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4293811827.pdf"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W1495550651","https://openalex.org/W1558370006","https://openalex.org/W1834409309","https://openalex.org/W1964031104","https://openalex.org/W1970141743","https://openalex.org/W1988382391","https://openalex.org/W1990525787","https://openalex.org/W2002555321","https://openalex.org/W2032391783","https://openalex.org/W2034761517","https://openalex.org/W2075509753","https://openalex.org/W2085376012","https://openalex.org/W2094756095","https://openalex.org/W2122290379","https://openalex.org/W2141280299","https://openalex.org/W2149801340","https://openalex.org/W2154078685","https://openalex.org/W2296218291","https://openalex.org/W2788854694","https://openalex.org/W2899691047","https://openalex.org/W2944824859","https://openalex.org/W2983923412","https://openalex.org/W3034653380","https://openalex.org/W4210439397","https://openalex.org/W4211118386","https://openalex.org/W4233108066","https://openalex.org/W4234392772","https://openalex.org/W4252550423","https://openalex.org/W4253068647","https://openalex.org/W6638514354","https://openalex.org/W6748756668","https://openalex.org/W6749528786"],"related_works":["https://openalex.org/W2753615087","https://openalex.org/W3048967625","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4293054943","https://openalex.org/W1554378476","https://openalex.org/W2155373950","https://openalex.org/W2564569739","https://openalex.org/W4379620206","https://openalex.org/W4243333834"],"abstract_inverted_index":{"Offloading":[0],"compute-intensive":[1],"kernels":[2],"to":[3,114],"hardware":[4],"accelerators":[5],"relies":[6],"on":[7,44],"the":[8,18,22,30,42,52,70,99,108,119,127],"large":[9],"degree":[10],"of":[11,21,126],"parallelism":[12],"offered":[13],"by":[14,62,97],"these":[15],"platforms.":[16],"However,":[17],"effective":[19,32],"bandwidth":[20,58,116],"memory":[23,45,82,110,120],"interface":[24],"often":[25],"causes":[26],"a":[27,81,87],"bottleneck,":[28],"hindering":[29],"accelerator\u2019s":[31],"performance.":[33],"Techniques":[34],"enabling":[35],"data":[36,71,100],"reuse,":[37],"such":[38,94],"as":[39],"tiling,":[40],"lower":[41],"pressure":[43],"traffic":[46],"but":[47],"do":[48],"not":[49],"fully":[50],"exploit":[51],"bandwidth.":[53],"A":[54],"further":[55],"increase":[56],"in":[57,74,102],"utilization":[59,117],"is":[60,72],"possible":[61],"using":[63],"burst":[64,95],"rather":[65],"than":[66,124],"element-wise":[67],"accesses,":[68],"provided":[69],"contiguous":[73],"memory.":[75,104],"In":[76],"this":[77],"article,":[78],"we":[79],"propose":[80],"allocation":[83,111],"technique,":[84],"and":[85],"provide":[86],"proof-of-concept":[88],"source-to-source":[89],"compiler":[90],"pass,":[91],"that":[92],"enables":[93],"transfers":[96],"modifying":[98],"layout":[101],"external":[103],"Our":[105],"experiments":[106],"show":[107],"new":[109],"yields":[112],"close":[113],"100%":[115],"while":[118],"engines":[121],"occupy":[122],"less":[123],"5%":[125],"field-programmable":[128],"gate":[129],"array":[130],"(FPGA)":[131],"logic":[132],"area.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}