{"id":"https://openalex.org/W4308480030","doi":"https://doi.org/10.1109/tcad.2022.3197698","title":"NeuroMap: Efficient Task Mapping of Deep Neural Networks for Dynamic Thermal Management in High-Bandwidth Memory","display_name":"NeuroMap: Efficient Task Mapping of Deep Neural Networks for Dynamic Thermal Management in High-Bandwidth Memory","publication_year":2022,"publication_date":"2022-11-01","ids":{"openalex":"https://openalex.org/W4308480030","doi":"https://doi.org/10.1109/tcad.2022.3197698"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3197698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3197698","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049432173","display_name":"Shailja Pandey","orcid":"https://orcid.org/0000-0003-3013-5128"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shailja Pandey","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-3013-5128","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Preeti Ranjan Panda","raw_affiliation_strings":["Department of Computer Science and Engineering and the Khosla School of IT, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":"https://orcid.org/0000-0002-2508-7531","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering and the Khosla School of IT, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3849,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.80628764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"41","issue":"11","first_page":"3602","last_page":"3613"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11277","display_name":"Thermal properties of materials","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.859790563583374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.783970057964325},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5939404964447021},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5687741637229919},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5516416430473328},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5507107377052307},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4609776735305786},{"id":"https://openalex.org/keywords/high-memory","display_name":"High memory","score":0.4483795762062073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3483688533306122},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2881166338920593},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2492346465587616},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23751702904701233},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17701631784439087},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14340955018997192},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12735822796821594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08935412764549255}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.859790563583374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.783970057964325},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5939404964447021},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5687741637229919},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5516416430473328},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5507107377052307},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4609776735305786},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.4483795762062073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3483688533306122},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2881166338920593},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2492346465587616},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23751702904701233},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17701631784439087},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14340955018997192},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12735822796821594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08935412764549255}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3197698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3197698","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6000000238418579,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5326285973","display_name":null,"funder_award_id":"2020-IR-2979","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3094611732","https://openalex.org/W2533585248","https://openalex.org/W2559795407","https://openalex.org/W2944414554","https://openalex.org/W3009022466","https://openalex.org/W2123644672","https://openalex.org/W2618992881"],"abstract_inverted_index":{"High-bandwidth":[0],"memory":[1,5,11,110,165],"(HBM)":[2],"offers":[3],"breakthrough":[4],"bandwidth":[6],"through":[7,84],"its":[8],"vertically":[9],"stacked":[10,21],"architecture":[12,22],"and":[13,59,74,91,116,135,139,164,170],"through-silicon":[14],"via":[15],"(TSV)-based":[16],"fast":[17],"interconnect.":[18],"However,":[19],"the":[20,54,86,93,106,109,126],"leads":[23],"to":[24,62,82,118,122,143],"high-power":[25],"density":[26],"causing":[27],"thermal":[28,45,102,123],"issues":[29],"when":[30],"running":[31],"modern":[32],"memory-hungry":[33],"workloads":[34,150],"such":[35],"as":[36],"deep":[37],"neural":[38],"networks":[39],"(DNNs).":[40],"Prior":[41],"works":[42],"on":[43,149],"dynamic":[44,133],"management":[46],"(DTM)":[47],"of":[48,57,89,113,168],"3-D":[49],"DRAM":[50,98,140],"do":[51],"not":[52],"consider":[53],"physical":[55],"structure":[56],"HBM":[58,90,127],"often":[60],"lead":[61],"heavy":[63],"DTM-induced":[64],"performance":[65],"penalty.":[66],"We":[67,104,129],"propose":[68],"an":[69,160],"application-aware":[70,132],"efficient":[71],"task":[72],"mapping":[73],"migration-based":[75],"DTM":[76,175],"policy":[77],"that":[78,156],"maps":[79],"DNN":[80,114],"instances":[81],"cores":[83],"exploiting":[85],"channel":[87],"layout":[88],"leveraging":[92],"significant":[94],"temperature":[95],"gradient":[96],"across":[97],"dies":[99],"while":[100],"making":[101],"decisions.":[103],"utilize":[105],"variation":[107],"in":[108,125,159],"access":[111],"behavior":[112],"layers":[115],"attempt":[117],"minimize":[119],"stalling":[120],"due":[121],"hotspots":[124],"stack.":[128],"also":[130],"use":[131],"voltage":[134],"frequency":[136],"scaling":[137],"(DVFS)":[138],"low-power":[141],"states":[142],"further":[144],"improve":[145],"performance.":[146],"Experimental":[147],"results":[148,158],"comprising":[151],"seven":[152],"popular":[153],"DNNs":[154],"show":[155],"NeuroMap":[157],"average":[161],"execution":[162],"time":[163],"energy":[166],"reduction":[167],"39%":[169],"40%,":[171],"respectively,":[172],"over":[173],"state-of-the-art":[174],"mechanisms.":[176]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}