{"id":"https://openalex.org/W4288062318","doi":"https://doi.org/10.1109/tcad.2022.3193902","title":"Functionally Possible Scan-Based Test Set as a Dual of a Compressed Multicycle Test Set","display_name":"Functionally Possible Scan-Based Test Set as a Dual of a Compressed Multicycle Test Set","publication_year":2022,"publication_date":"2022-07-26","ids":{"openalex":"https://openalex.org/W4288062318","doi":"https://doi.org/10.1109/tcad.2022.3193902"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3193902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3193902","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.6812,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6588498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"42","issue":"4","first_page":"1336","last_page":"1345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7536903619766235},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.68206787109375},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.6598060131072998},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5639491081237793},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.48770150542259216},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.48620742559432983},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.47865498065948486},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.47360873222351074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46914616227149963},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.42503368854522705},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.36565685272216797},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2324443757534027},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21415665745735168},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15874341130256653},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14358046650886536}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7536903619766235},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.68206787109375},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.6598060131072998},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5639491081237793},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.48770150542259216},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.48620742559432983},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.47865498065948486},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.47360873222351074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46914616227149963},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.42503368854522705},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36565685272216797},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2324443757534027},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21415665745735168},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15874341130256653},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14358046650886536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3193902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3193902","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1568407911","https://openalex.org/W1863819993","https://openalex.org/W1976944456","https://openalex.org/W2039868523","https://openalex.org/W2076784798","https://openalex.org/W2104955033","https://openalex.org/W2129428181","https://openalex.org/W2133241461","https://openalex.org/W2134998505","https://openalex.org/W2150670853","https://openalex.org/W2162844981","https://openalex.org/W2164754947","https://openalex.org/W2466074576","https://openalex.org/W2797529561","https://openalex.org/W3147280372","https://openalex.org/W4230945753","https://openalex.org/W4253755996"],"related_works":["https://openalex.org/W1588361197","https://openalex.org/W2091533492","https://openalex.org/W1991935474","https://openalex.org/W1953724919","https://openalex.org/W2134369540","https://openalex.org/W2408214455","https://openalex.org/W2082561435","https://openalex.org/W1950483953","https://openalex.org/W4319302805","https://openalex.org/W2128148266"],"abstract_inverted_index":{"Functionally":[0],"possible":[1,36,75,113,164],"scan-based":[2,37,46,76,99,114,165],"tests":[3,38,51],"create":[4],"functional":[5,10,139],"operation":[6,24],"conditions":[7,25],"during":[8],"their":[9],"capture":[11],"cycles.":[12],"This":[13,66],"is":[14,39,79,116],"important":[15],"for":[16,138,170],"avoiding":[17],"failures":[18],"that":[19,42,102],"are":[20,52],"caused":[21],"by":[22,34,44,118,160],"nonfunctional":[23],"rather":[26],"than":[27,41],"faults.":[28],"However,":[29],"the":[30,50,56,96,120,128,132,136,156,161,174],"fault":[31,157],"coverage":[32,158],"achievable":[33],"functionally":[35,74,112,163],"lower":[40],"achieved":[43,159],"unconstrained":[45,97,125],"tests.":[47],"In":[48],"addition,":[49],"fully":[53],"specified,":[54],"limiting":[55],"applicability":[57],"of":[58,95,123,135,176],"both":[59],"test":[60,63,77,84,100,115,126,152,166],"compaction":[61],"and":[62],"data":[64],"compression.":[65],"article":[67,146],"introduces":[68],"an":[69,124],"approach,":[70],"where":[71],"a":[72,82,93,148],"multicycle":[73,98,151],"set":[78,85,101,153],"obtained":[80,117],"from":[81],"compressed":[83,150],"<inline-formula":[86,103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[87,104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[88,105],"<tex-math":[89,106],"notation=\"LaTeX\">$S$":[90,107],"</tex-math></inline-formula>":[91,108],"as":[92],"dual":[94,111,162],"produces.":[109],"A":[110],"replacing":[119],"scan-in":[121],"state":[122,130,134],"with":[127],"all-zero":[129],"(or":[131],"initial":[133],"circuit":[137],"operation).":[140],"The":[141],"procedure":[142],"described":[143],"in":[144],"this":[145,177],"modifies":[147],"given":[149],"to":[154],"improve":[155],"set.":[167],"Experimental":[168],"results":[169],"benchmark":[171],"circuits":[172],"demonstrate":[173],"effectiveness":[175],"approach.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}