{"id":"https://openalex.org/W4293143605","doi":"https://doi.org/10.1109/tcad.2022.3187311","title":"A DFT-Compatible <i>In-Situ</i> Timing Error Detection and Correction Structure Featuring Low Area and Test Overhead","display_name":"A DFT-Compatible <i>In-Situ</i> Timing Error Detection and Correction Structure Featuring Low Area and Test Overhead","publication_year":2022,"publication_date":"2022-06-29","ids":{"openalex":"https://openalex.org/W4293143605","doi":"https://doi.org/10.1109/tcad.2022.3187311"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3187311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3187311","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078778626","display_name":"Hao Zhang","orcid":"https://orcid.org/0000-0003-4828-7568"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Zhang","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-4828-7568","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7753-644X","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102022581","display_name":"Yanan Sun","orcid":"https://orcid.org/0000-0001-8281-9121"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanan Sun","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8281-9121","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011887658","display_name":"Mingoo Seok","orcid":"https://orcid.org/0000-0002-9722-0979"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingoo Seok","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-9722-0979","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4351,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57597992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"42","issue":"3","first_page":"1015","last_page":"1028"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6456430554389954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5495921969413757},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5318187475204468},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5019891262054443},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.5000801086425781},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4906989336013794},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4563378393650055},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.327964186668396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2923590838909149},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16954520344734192},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1146182119846344}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6456430554389954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5495921969413757},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5318187475204468},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5019891262054443},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5000801086425781},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4906989336013794},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4563378393650055},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.327964186668396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2923590838909149},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16954520344734192},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1146182119846344},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3187311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3187311","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5876558998","display_name":"PFI-RP: Next-Generation Microcontroller for the Era of Internet of Smart Things","funder_award_id":"1919147","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7440832712","display_name":null,"funder_award_id":"61774104","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G919204815","display_name":null,"funder_award_id":"2018YFB2202004","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1561610864","https://openalex.org/W1971089964","https://openalex.org/W2015917466","https://openalex.org/W2025340565","https://openalex.org/W2082597509","https://openalex.org/W2087129941","https://openalex.org/W2095351656","https://openalex.org/W2122697883","https://openalex.org/W2154653362","https://openalex.org/W2178304595","https://openalex.org/W2491977189","https://openalex.org/W2761878354","https://openalex.org/W2769380242","https://openalex.org/W2801441591","https://openalex.org/W2802816516","https://openalex.org/W2944830921","https://openalex.org/W2946325430","https://openalex.org/W2956911324","https://openalex.org/W2986931132","https://openalex.org/W2990042152","https://openalex.org/W2997318821","https://openalex.org/W3013751122","https://openalex.org/W3038807513","https://openalex.org/W3089069065","https://openalex.org/W3113164899","https://openalex.org/W3124821958","https://openalex.org/W4200546193","https://openalex.org/W4230550535","https://openalex.org/W6652238519"],"related_works":["https://openalex.org/W4239003720","https://openalex.org/W2157138957","https://openalex.org/W2130838564","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436"],"abstract_inverted_index":{"In-situ":[0],"timing":[1,19,88],"error":[2,122],"detection":[3,39,106],"and":[4,25,40,64,71,116,139,166,183,204,213,230],"correction":[5],"(EDAC)":[6],"structure":[7,58,75,159,195],"is":[8,153],"widely":[9],"adopted":[10],"in":[11,90,100,112],"timing-error":[12],"resilient":[13],"circuits":[14],"to":[15,155,232],"reduce":[16],"the":[17,32,45,104,120,131,134,147,157,175,192,247],"conservative":[18],"guardband":[20],"induced":[21],"by":[22],"process,":[23],"voltage,":[24],"temperature":[26],"(PVT)":[27],"variations.":[28],"However,":[29],"it":[30],"introduces":[31],"latch-based":[33],"datapath":[34],"as":[35,37,97],"well":[36],"extra":[38],"propagation":[41,123],"logic,":[42],"therefore":[43],"challenges":[44],"design-for-testability":[46],"(DFT)":[47],"implementation.":[48],"In":[49],"this":[50],"article,":[51],"we":[52],"propose":[53],"a":[54,77,98,149,161],"novel":[55],"DFT-compatible":[56],"EDAC":[57,80,89,158,194],"with":[59,125,160,172,191,219],"significant":[60],"signal":[61,128],"control":[62,127],"simplification":[63],"test-pattern":[65],"complexity":[66,165],"reduction,":[67],"featuring":[68],"low":[69,162],"area":[70],"test":[72,136,151,163,167,188,215,228,241],"overhead.":[73],"This":[74],"leverages":[76],"new":[78],"scannable":[79],"cell":[81],"(SEDC)":[82],"which":[83,245],"can":[84,108],"be":[85,109],"configured":[86],"for":[87,94,249],"normal":[91],"mode,":[92],"or":[93],"shift":[95,114],"operations":[96,115],"flip-flop":[99],"scan":[101,113],"mode.":[102],"Specifically,":[103],"proposed":[105,176,193],"logic":[107,124],"controlled":[110],"succinctly":[111],"then":[117],"observed":[118],"via":[119],"global":[121],"simple":[126],"configurations":[129],"during":[130],"test.":[132],"Therefore,":[133],"sophisticated":[135],"pattern":[137,164],"generation":[138],"critical":[140],"path":[141],"sensitization":[142],"are":[143],"removed.":[144],"Based":[145],"on":[146,243],"structure,":[148],"shift-based":[150],"method":[152,189],"presented":[154],"cover":[156],"time":[168],"overheads.":[169],"As":[170],"compared":[171],"previous":[173],"works,":[174],"SEDC":[177],"saves":[178],"30.5%":[179],"area,":[180],"16.6%":[181],"power,":[182],"20.3%":[184],"delay.":[185],"Besides,":[186],"our":[187],"cooperating":[190],"reduces":[196],"<inline-formula":[197,205,220,233],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[198,206,221,234],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[199,207,222,235],"<tex-math":[200,208,223,236],"notation=\"LaTeX\">$149\\times":[201],"$":[202,210,225,238],"</tex-math></inline-formula>":[203,211,226,239],"notation=\"LaTeX\">$23\\times":[209],"static":[212,227],"at-speed":[214,240],"patterns,":[216],"respectively,":[217],"together":[218],"notation=\"LaTeX\">$232\\times":[224],"cycles,":[229],"up":[231],"notation=\"LaTeX\">$25\\times":[237],"cycles":[242],"average,":[244],"proves":[246],"effectiveness":[248],"DFT.":[250]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}