{"id":"https://openalex.org/W4293211633","doi":"https://doi.org/10.1109/tcad.2022.3185548","title":"Optimizing Data Placement for Hybrid SRAM+Racetrack Memory SPM in Embedded Systems","display_name":"Optimizing Data Placement for Hybrid SRAM+Racetrack Memory SPM in Embedded Systems","publication_year":2022,"publication_date":"2022-06-27","ids":{"openalex":"https://openalex.org/W4293211633","doi":"https://doi.org/10.1109/tcad.2022.3185548"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3185548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3185548","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101426309","display_name":"Rui Xu","orcid":"https://orcid.org/0000-0001-6891-8027"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Rui Xu","raw_affiliation_strings":["Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077381252","display_name":"Edwin H.\u2010M. Sha","orcid":"https://orcid.org/0000-0001-5605-5631"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Edwin Hsing-Mean Sha","raw_affiliation_strings":["Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005358696","display_name":"Qingfeng Zhuge","orcid":"https://orcid.org/0000-0002-1107-3470"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingfeng Zhuge","raw_affiliation_strings":["Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041623482","display_name":"Yuhong Song","orcid":"https://orcid.org/0000-0002-4310-2766"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhong Song","raw_affiliation_strings":["Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100452710","display_name":"Han Wang","orcid":"https://orcid.org/0000-0002-4980-8727"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Han Wang","raw_affiliation_strings":["Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073520075","display_name":"Liang Shi","orcid":"https://orcid.org/0000-0002-9977-529X"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Shi","raw_affiliation_strings":["Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, and the School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101426309"],"corresponding_institution_ids":["https://openalex.org/I66867065"],"apc_list":null,"apc_paid":null,"fwci":1.0125,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74762349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"42","issue":"3","first_page":"847","last_page":"859"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9393792152404785},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.6746115684509277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6515021324157715},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5944797396659851},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.557170569896698},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5559605360031128},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.5137530565261841},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4705415368080139},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4541480243206024},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.4525940418243408},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4421168267726898},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42527422308921814},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3132517337799072},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2827264070510864},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23059490323066711},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.20595717430114746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1466825008392334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09619906544685364},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07283183932304382}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9393792152404785},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.6746115684509277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6515021324157715},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5944797396659851},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.557170569896698},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5559605360031128},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.5137530565261841},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4705415368080139},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4541480243206024},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.4525940418243408},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4421168267726898},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42527422308921814},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3132517337799072},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2827264070510864},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23059490323066711},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.20595717430114746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1466825008392334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09619906544685364},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07283183932304382},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3185548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3185548","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4671199647","display_name":null,"funder_award_id":"61972154","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5484175285","display_name":null,"funder_award_id":"20511101600","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1492764233","https://openalex.org/W1935056755","https://openalex.org/W1981443800","https://openalex.org/W1994953389","https://openalex.org/W2005242923","https://openalex.org/W2017198297","https://openalex.org/W2073505815","https://openalex.org/W2104225326","https://openalex.org/W2111435398","https://openalex.org/W2320746669","https://openalex.org/W2335211569","https://openalex.org/W2572444406","https://openalex.org/W2605099050","https://openalex.org/W2734549971","https://openalex.org/W2745718324","https://openalex.org/W2800299659","https://openalex.org/W2898666011","https://openalex.org/W2905490378","https://openalex.org/W2913174568","https://openalex.org/W2978771787","https://openalex.org/W3003573981","https://openalex.org/W3013588319","https://openalex.org/W3036842261","https://openalex.org/W3092265587","https://openalex.org/W3177222129","https://openalex.org/W4232751114","https://openalex.org/W4240165677","https://openalex.org/W4249436712","https://openalex.org/W4288083819","https://openalex.org/W6670089854"],"related_works":["https://openalex.org/W3117832053","https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2369430179","https://openalex.org/W2609881373","https://openalex.org/W4387697157","https://openalex.org/W2172029144","https://openalex.org/W4293211633"],"abstract_inverted_index":{"Nonvolatile":[0],"memory":[1,11,17,24],"(NVM)":[2],"has":[3],"the":[4,7,66,94,98,115,147,168,184,197,213,219,226,232,235,241],"potential":[5],"as":[6],"medium":[8],"for":[9,146,182,205],"scratchpad":[10],"(SPM)":[12],"in":[13,19],"embedded":[14],"devices.":[15],"Racetrack":[16],"(RM),":[18],"particular,":[20],"is":[21,62,75,103,156,188,199,209],"a":[22,70,135,160,180,191,203],"developing":[23],"technology":[25],"that":[26,122,225],"possesses":[27],"high":[28,56,86],"density":[29,110],"and":[30,55,84,111,139,170,201],"read":[31],"latency":[32,54],"comparable":[33],"to":[34,51,64,77,93,107,114,129,158,165,175,211],"SRAM.":[35,247],"The":[36],"RM\u2019s":[37,85],"access":[38,53,83,152,163,186],"operations,":[39],"however,":[40],"are":[41,90,123,126,144],"based":[42,195],"on":[43,132,196,243],"shift":[44,47],"operations.":[45],"Multiple":[46],"operations":[48],"will":[49],"lead":[50],"long":[52],"energy.":[57],"In":[58],"this":[59],"article,":[60],"SRAM":[61,102,171,207],"borrowed":[63],"help":[65,166,176],"shifts":[67,169,242],"reduction.":[68],"Thus,":[69],"novel":[71],"hybrid":[72,236],"SRAM+RM":[73],"SPM":[74,216,237],"presented":[76,145],"make":[78],"use":[79],"of":[80,101,117,215,221,234],"SRAM\u2019s":[81],"random":[82],"density.":[87],"But,":[88],"there":[89],"some":[91],"challenges":[92],"proposed":[95,148],"architecture:":[96],"1)":[97],"large":[99],"capacity":[100,214],"not":[104,127],"available":[105],"due":[106,113],"its":[108],"low":[109],"2)":[112],"drawbacks":[116],"RM":[118,244],"mentioned":[119],"above,":[120],"data":[121,136,178,185,192],"randomly":[124],"accessed":[125],"expected":[128],"be":[130],"stored":[131],"RM.":[133],"Therefore,":[134],"placement":[137,193],"scheme":[138,228],"an":[140,151],"instruction":[141,153],"scheduling":[142,154],"strategy":[143,155,194],"architecture.":[149],"First,":[150],"introduced":[157],"obtain":[159],"relatively":[161],"sequential":[162],"sequence":[164],"with":[167,177,245],"size":[172,208,220],"reduction;":[173],"second,":[174],"placement,":[179],"metric":[181,198],"representing":[183],"cost":[187],"proposed;":[189,200],"third,":[190],"finally,":[202],"solution":[204],"decreasing":[206],"suggested":[210,227],"maximize":[212],"(or":[217],"minimize":[218],"SPM).":[222],"Experiments":[223],"show":[224],"can":[229],"significantly":[230],"improve":[231],"performance":[233],"while":[238],"also":[239],"reducing":[240],"minimal":[246]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}