{"id":"https://openalex.org/W4285181288","doi":"https://doi.org/10.1109/tcad.2022.3178353","title":"COALA: Concurrently Assigning Wire Segments to Layers for 2-D Global Routing","display_name":"COALA: Concurrently Assigning Wire Segments to Layers for 2-D Global Routing","publication_year":2022,"publication_date":"2022-05-26","ids":{"openalex":"https://openalex.org/W4285181288","doi":"https://doi.org/10.1109/tcad.2022.3178353"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3178353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3178353","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085548637","display_name":"Ying-Jie Jiang","orcid":"https://orcid.org/0000-0002-5052-1993"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Jhe Jiang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-5052-1993","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065439030","display_name":"Shao\u2010Yun Fang","orcid":"https://orcid.org/0000-0001-6675-2676"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Yun Fang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-6675-2676","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.2982,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.4813122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"42","issue":"2","first_page":"569","last_page":"582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7670217752456665},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7283246517181396},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5829912424087524},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5570867657661438},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5048893094062805},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.48778969049453735},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.42904385924339294},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4091585576534271},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32621023058891296},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10580578446388245}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7670217752456665},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7283246517181396},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5829912424087524},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5570867657661438},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5048893094062805},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.48778969049453735},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.42904385924339294},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4091585576534271},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32621023058891296},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10580578446388245},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3178353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3178353","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5185343025","display_name":"Physical Design and Optimization Techniques for Advanced Lithography, Manufacturing, and Transistor","funder_award_id":"MOST110-2223-E011-002-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320322589","display_name":"Taiwan Semiconductor Manufacturing Company","ror":"https://ror.org/02wx79d08"},{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1999286005","https://openalex.org/W2023532618","https://openalex.org/W2046832303","https://openalex.org/W2053902150","https://openalex.org/W2108913694","https://openalex.org/W2110795681","https://openalex.org/W2133560740","https://openalex.org/W2160230920","https://openalex.org/W2564219145","https://openalex.org/W2576595683","https://openalex.org/W2605557116","https://openalex.org/W2793662773","https://openalex.org/W2938881465","https://openalex.org/W2997936488","https://openalex.org/W3092633010","https://openalex.org/W3142387955","https://openalex.org/W3143454667","https://openalex.org/W3148213726","https://openalex.org/W3148937850","https://openalex.org/W3160984420","https://openalex.org/W4247567994","https://openalex.org/W4247848135","https://openalex.org/W4254855014","https://openalex.org/W6664920204","https://openalex.org/W6839865982"],"related_works":["https://openalex.org/W2794103424","https://openalex.org/W4245435724","https://openalex.org/W1996530509","https://openalex.org/W3028317537","https://openalex.org/W2389515972","https://openalex.org/W2055301889","https://openalex.org/W1505959757","https://openalex.org/W2376554934","https://openalex.org/W2077790809","https://openalex.org/W2139775372"],"abstract_inverted_index":{"Two-dimensional":[0],"(2-D)":[1],"global":[2],"routing":[3,22,30,36,136,248],"followed":[4],"by":[5,191],"layer":[6,44,50,103,123,182,204,226],"assignment":[7,51,78,104,183,205,227],"is":[8,234],"a":[9,16,76,101],"common":[10],"and":[11,21,32,85,115,189,198,215,253],"popular":[12],"strategy":[13,162],"to":[14,57,124,142,178,246],"obtain":[15],"good":[17],"tradeoff":[18],"between":[19,28],"runtime":[20,216],"performance.":[23],"Yet,":[24],"the":[25,33,71,82,86,110,120,125,132,154,170,192,201,212,220,224,241],"huge":[26],"gap":[27],"2-D":[29],"patterns":[31],"final":[34],"3-D":[35],"paths":[37],"often":[38],"results":[39,174,249],"in":[40,66,169,211,237],"inevitable":[41,150,167],"overflow":[42,69,213],"after":[43],"assignment.":[45],"State-of-the-art":[46],"(SOTA)":[47],"studies":[48],"on":[49,138,153,186],"usually":[52],"adopt":[53],"dynamic":[54],"programming-based":[55],"approaches":[56],"sequentially":[58],"find":[59],"an":[60,143,160,179],"optimal":[61],"solution":[62,83],"for":[63],"each":[64,139],"net":[65],"terms":[67],"of":[68,73,113,135,223],"or/and":[70],"number":[72],"vias.":[74],"However,":[75],"fixed":[77],"ordering":[79],"severely":[80],"restricts":[81],"space,":[84],"distributed":[87],"overflows":[88,168],"can":[89,164],"hardly":[90],"be":[91],"resolved":[92],"with":[93,250],"any":[94],"existing":[95],"refinement":[96],"approach.":[97],"This":[98],"article":[99],"proposes":[100],"novel":[102],"framework":[105,206,244],"that":[106,147,163,176],"concurrently":[107],"considers":[108],"all":[109],"wire":[111],"segments":[112],"nets":[114],"iteratively":[116],"assigns":[117],"them":[118],"from":[119],"lowest":[121],"available":[122],"highest":[126],"one.":[127],"The":[128,232],"concurrent":[129,203,225],"scheme":[130,228],"facilitates":[131],"maximal":[133],"utilization":[134],"resource":[137],"layer,":[140],"contributing":[141],"effective":[144],"rerouting":[145,199],"procedure":[146],"greatly":[148],"reduces":[149],"overflows.":[151],"Based":[152],"proposed":[155,202,242],"framework,":[156],"we":[157],"further":[158],"propose":[159],"obstacle-aware":[161],"mitigate":[165],"obstacle-induced":[166],"original":[171],"framework.":[172],"Experimental":[173],"show":[175],"compared":[177],"implemented":[180],"sequential":[181,230],"approach":[184],"based":[185],"SOTA":[187],"techniques":[188],"refined":[190],"well-known":[193],"overflow/congestion":[194],"reduction":[195,214],"rip":[196],"up":[197],"procedure,":[200],"(COALA)":[207],"brings":[208],"great":[209],"improvements":[210],"efficiency,":[217],"which":[218],"shows":[219],"significant":[221],"advantage":[222],"over":[229],"methods.":[231],"improvement":[233],"also":[235],"verified":[236],"detailed":[238],"routing,":[239],"where":[240],"COALA":[243],"contributes":[245],"sparser":[247],"fewer":[251],"vias":[252],"design":[254],"rule":[255],"violations":[256],"(DRVs).":[257]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}