{"id":"https://openalex.org/W4285232869","doi":"https://doi.org/10.1109/tcad.2022.3174166","title":"Pole-Aware Analog Layout Synthesis Considering Monotonic Current Flows and Wire Crossings","display_name":"Pole-Aware Analog Layout Synthesis Considering Monotonic Current Flows and Wire Crossings","publication_year":2022,"publication_date":"2022-05-10","ids":{"openalex":"https://openalex.org/W4285232869","doi":"https://doi.org/10.1109/tcad.2022.3174166"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3174166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3174166","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061799084","display_name":"Abhishek Patyal","orcid":"https://orcid.org/0000-0001-7094-7601"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Abhishek Patyal","raw_affiliation_strings":["Systems Design Group (SDG), Synopsys Taiwan Company Ltd., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Systems Design Group (SDG), Synopsys Taiwan Company Ltd., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004534427","display_name":"Guan-Qi Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Guan-Qi Fang","raw_affiliation_strings":["Analog Design and Circuit Technology (ADCT), MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Analog Design and Circuit Technology (ADCT), MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046509385","display_name":"Simon Yi-Hung Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Simon Yi-Hung Chen","raw_affiliation_strings":["Analog Design and Circuit Technology (ADCT), MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Analog Design and Circuit Technology (ADCT), MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5061799084"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.68676262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"42","issue":"1","first_page":"266","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monotonic-function","display_name":"Monotonic function","score":0.658816933631897},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6486347913742065},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6023366451263428},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.541709303855896},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5137473344802856},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.46942999958992004},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.46782606840133667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45226919651031494},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.44113075733184814},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4320620000362396},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.42055544257164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3117815852165222},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2838849425315857},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22610357403755188},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21404430270195007}],"concepts":[{"id":"https://openalex.org/C72169020","wikidata":"https://www.wikidata.org/wiki/Q194404","display_name":"Monotonic function","level":2,"score":0.658816933631897},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6486347913742065},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6023366451263428},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.541709303855896},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5137473344802856},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.46942999958992004},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.46782606840133667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45226919651031494},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.44113075733184814},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4320620000362396},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.42055544257164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3117815852165222},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2838849425315857},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22610357403755188},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21404430270195007},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3174166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3174166","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1976154696","https://openalex.org/W1985820940","https://openalex.org/W1989447976","https://openalex.org/W1993763736","https://openalex.org/W2020787948","https://openalex.org/W2041867638","https://openalex.org/W2071001223","https://openalex.org/W2141019759","https://openalex.org/W2153580689","https://openalex.org/W2604893700","https://openalex.org/W2808261674","https://openalex.org/W3008589898","https://openalex.org/W3080284064","https://openalex.org/W3116284777","https://openalex.org/W3214354573","https://openalex.org/W4251328114","https://openalex.org/W6664214736"],"related_works":["https://openalex.org/W1905216755","https://openalex.org/W2104218257","https://openalex.org/W2117417104","https://openalex.org/W2534619547","https://openalex.org/W1923048618","https://openalex.org/W1990010037","https://openalex.org/W4255141013","https://openalex.org/W2027218961","https://openalex.org/W4256734393","https://openalex.org/W2076658455"],"abstract_inverted_index":{"This":[0,96],"article":[1,97],"presents":[2],"a":[3,99,123],"new":[4],"paradigm":[5],"for":[6,134],"analog":[7,37,101],"placement,":[8],"which":[9],"further":[10],"incorporates":[11],"poles":[12,49,82],"in":[13,35,62,161,165],"addition":[14],"to":[15,40,105,126],"the":[16,32,41,44,53,57,63,71,76,79,107,127,131,157],"considerations":[17],"of":[18,73,137],"symmetry":[19,117],"island":[20],"and":[21,43,78,83,93,111,118,148],"monotonic":[22,58],"current":[23],"flow":[24],"while":[25,114],"minimizing":[26],"wire":[27,84,91,109,112,151],"crossings.":[28,152],"The":[29],"nodes":[30],"along":[31],"signal":[33],"paths":[34],"an":[36],"circuit":[38,54,166],"contribute":[39],"poles,":[42,74],"parasitics":[45],"on":[46],"these":[47],"dominant":[48,77],"can":[50,66,140],"significantly":[51],"limit":[52],"performance.":[55],"Although":[56],"placement":[59],"methods":[60],"introduced":[61],"previous":[64],"works":[65],"generate":[67],"simpler":[68],"routing":[69,120,146],"topologies,":[70],"unawareness":[72],"especially":[75],"first":[80],"non-dominant":[81],"crossings":[85,113],"among":[86],"critical":[87],"nets,":[88],"may":[89],"increase":[90,145],"load":[92,110],"performance":[94,167],"degradation.":[95],"proposes":[98],"pole-aware":[100],"layout":[102],"synthesis":[103],"methodology":[104],"minimize":[106,149],"total":[108,143,150],"satisfying":[115],"different":[116],"topological":[119],"constraints.":[121],"Using":[122],"strong-connectivity":[124],"approach":[125,159],"group":[128],"Steiner":[129],"problem,":[130],"presented":[132],"method":[133],"automatic":[135],"selection":[136],"port":[138],"locations":[139],"help":[141],"reduce":[142],"wirelength,":[144],"flexibility,":[147],"Experimental":[153],"results":[154,160],"show":[155],"that":[156],"proposed":[158],"better":[162],"solution":[163],"quality":[164],"compared":[168],"with":[169],"other":[170],"recent":[171],"works.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}