{"id":"https://openalex.org/W4226434281","doi":"https://doi.org/10.1109/tcad.2022.3168782","title":"Test Optimization in Memristor Crossbars Based on Path Selection","display_name":"Test Optimization in Memristor Crossbars Based on Path Selection","publication_year":2022,"publication_date":"2022-04-19","ids":{"openalex":"https://openalex.org/W4226434281","doi":"https://doi.org/10.1109/tcad.2022.3168782"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3168782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3168782","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038211012","display_name":"Manobendra Nath Mondal","orcid":"https://orcid.org/0000-0002-0946-1140"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Manobendra Nath Mondal","raw_affiliation_strings":["ACM Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"ACM Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021904459","display_name":"Susmita Sur\u2010Kolay","orcid":"https://orcid.org/0000-0002-2052-3779"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Susmita Sur-Kolay","raw_affiliation_strings":["ACM Unit, Indian Statistical Institute, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"ACM Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhargab B. Bhattacharya","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038211012"],"corresponding_institution_ids":["https://openalex.org/I6498739"],"apc_list":null,"apc_paid":null,"fwci":0.4574,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59503591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"42","issue":"1","first_page":"294","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8726277351379395},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8686211109161377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6751704216003418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5960352420806885},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5464068055152893},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44195595383644104},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4394659101963043},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40456879138946533},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34185004234313965},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3242759108543396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16161063313484192}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8726277351379395},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8686211109161377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6751704216003418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5960352420806885},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5464068055152893},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44195595383644104},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4394659101963043},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40456879138946533},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34185004234313965},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3242759108543396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16161063313484192},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3168782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3168782","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320327938","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1954214817","https://openalex.org/W1971319818","https://openalex.org/W1982533447","https://openalex.org/W2000321316","https://openalex.org/W2022208730","https://openalex.org/W2059323493","https://openalex.org/W2111173832","https://openalex.org/W2112181056","https://openalex.org/W2125223858","https://openalex.org/W2157007809","https://openalex.org/W2162651880","https://openalex.org/W2165911664","https://openalex.org/W2485281439","https://openalex.org/W2603064927","https://openalex.org/W2606154306","https://openalex.org/W2612936968","https://openalex.org/W2735001144","https://openalex.org/W2792438517","https://openalex.org/W2795584069","https://openalex.org/W2798307830","https://openalex.org/W2798476846","https://openalex.org/W2944855224","https://openalex.org/W3047040508","https://openalex.org/W3126059759","https://openalex.org/W3141776272","https://openalex.org/W3185654221","https://openalex.org/W3193210903","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2126856948","https://openalex.org/W3012045830","https://openalex.org/W2023505575","https://openalex.org/W4386159386","https://openalex.org/W3007832176","https://openalex.org/W2042525997","https://openalex.org/W2512234338","https://openalex.org/W4296443998","https://openalex.org/W2803640254","https://openalex.org/W4300714671"],"abstract_inverted_index":{"Memristors":[0],"have":[1],"recently":[2],"shown":[3],"significant":[4],"promise":[5],"in":[6,90,147,187],"designing":[7],"memory":[8,26],"and":[9,75,116,129,178,192],"logic":[10],"subsystems.":[11],"A":[12],"2D-crossbar":[13],"architecture":[14],"built":[15],"with":[16,44,97,173],"memristor":[17,46,84,111],"arrays":[18,85],"provides":[19],"a":[20,109,114,140,164],"convenient":[21],"platform":[22],"for":[23,82,94,100,123,163],"storing":[24],"multivalued":[25],"states":[27],"by":[28,63,144],"utilizing":[29],"the":[30,50,133,161,176,181,184],"analog":[31],"variation":[32],"of":[33,41,52,65,180,189],"current-induced":[34],"resistance":[35],"through":[36],"these":[37],"cells.":[38],"The":[39],"integration":[40],"CMOS":[42],"components":[43],"non-CMOS":[45],"cells":[47],"further":[48],"enhances":[49],"scope":[51],"their":[53,66],"applications":[54],"to":[55,71,77,159,183],"various":[56,72],"complex":[57],"system":[58],"designs.":[59],"However,":[60],"present-day":[61],"memristors":[62],"virtue":[64],"inherent":[67],"structure":[68],"are":[69,86,121],"prone":[70],"manufacturing":[73],"defects":[74],"sensitive":[76],"operational":[78],"modalities.":[79],"Existing":[80],"techniques":[81],"testing":[83],"either":[87,167],"ad":[88],"hoc":[89],"nature":[91],"or":[92,169],"suited":[93],"application-specific":[95],"designs":[96],"little":[98],"concern":[99],"optimizing":[101],"test":[102,137,190],"time.":[103],"In":[104],"this":[105],"work,":[106],"we":[107],"envisage":[108],"2-D":[110],"crossbar":[112],"as":[113],"network":[115],"identify":[117],"certain":[118],"paths":[119],"that":[120],"suitable":[122],"fault":[124,193],"sensitization.":[125],"For":[126],"full-size":[127],"square":[128],"rectangular":[130],"memristive":[131],"crossbars,":[132],"proposed":[134],"method":[135,182],"optimizes":[136],"time":[138,191],"using":[139],"path-based":[141],"technique":[142],"guided":[143],"maximum":[145],"matching":[146],"bipartite":[148],"graphs.":[149],"An":[150],"integer":[151],"linear":[152],"programming":[153],"(ILP)":[154],"formulation":[155],"is":[156],"then":[157],"used":[158],"solve":[160],"problem":[162],"general":[165],"crossbar,":[166],"full":[168],"incomplete.":[170],"Simulation":[171],"results":[172],"LTspice":[174],"demonstrate":[175],"effectiveness":[177],"superiority":[179],"prior":[185],"art":[186],"terms":[188],"coverage.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}