{"id":"https://openalex.org/W4225335175","doi":"https://doi.org/10.1109/tcad.2022.3167339","title":"NCTUcell: A DDA- and Delay-Aware Cell Library Generator for FinFET Structure With Implicitly Adjustable Grid Map","display_name":"NCTUcell: A DDA- and Delay-Aware Cell Library Generator for FinFET Structure With Implicitly Adjustable Grid Map","publication_year":2022,"publication_date":"2022-04-13","ids":{"openalex":"https://openalex.org/W4225335175","doi":"https://doi.org/10.1109/tcad.2022.3167339"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3167339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3167339","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618339","display_name":"Yih-Lang Li","orcid":"https://orcid.org/0000-0002-6441-2392"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih-Lang Li","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-6441-2392","affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101565658","display_name":"Shih\u2010Ting Lin","orcid":"https://orcid.org/0000-0002-9033-4834"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Ting Lin","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-9033-4834","affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042142715","display_name":"Shinichi Nishizawa","orcid":"https://orcid.org/0000-0002-1172-7286"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinichi Nishizawa","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Kitakyusyu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Kitakyusyu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109301373","display_name":"Hongyan Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Yan Su","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084565692","display_name":"Ming-Jie Fong","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Jie Fong","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053403292","display_name":"Oscar Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Oscar Chen","raw_affiliation_strings":["Research and Development Department, AnaGlobe Technology, Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research and Development Department, AnaGlobe Technology, Inc., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026865951","display_name":"Hidetoshi Onodera","orcid":"https://orcid.org/0000-0001-5198-0668"},"institutions":[{"id":"https://openalex.org/I11381156","display_name":"Osaka Gakuin University","ror":"https://ror.org/04a8t1e98","country_code":"JP","type":"education","lineage":["https://openalex.org/I11381156"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidetoshi Onodera","raw_affiliation_strings":["Faculty of Informatics, Osaka Gakuin University, Suita, Japan"],"raw_orcid":"https://orcid.org/0000-0001-5198-0668","affiliations":[{"raw_affiliation_string":"Faculty of Informatics, Osaka Gakuin University, Suita, Japan","institution_ids":["https://openalex.org/I11381156"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8835,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.71246922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"41","issue":"12","first_page":"5568","last_page":"5581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7019124031066895},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6276323199272156},{"id":"https://openalex.org/keywords/dynamic-source-routing","display_name":"Dynamic Source Routing","score":0.438325434923172},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.43542882800102234},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41833510994911194},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.41621214151382446},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3217962682247162},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2253728210926056},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.22391822934150696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20498085021972656},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.10683172941207886},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07815977931022644}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7019124031066895},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6276323199272156},{"id":"https://openalex.org/C9659607","wikidata":"https://www.wikidata.org/wiki/Q1268903","display_name":"Dynamic Source Routing","level":4,"score":0.438325434923172},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.43542882800102234},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41833510994911194},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.41621214151382446},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3217962682247162},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2253728210926056},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.22391822934150696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20498085021972656},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.10683172941207886},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07815977931022644},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3167339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3167339","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2176586172","display_name":null,"funder_award_id":"110-2622-8-009-006-TA","funder_id":"https://openalex.org/F4320322108","funder_display_name":"Ministry of Science and Technology"},{"id":"https://openalex.org/G4661544517","display_name":null,"funder_award_id":"109-2221-E-009-109-MY2","funder_id":"https://openalex.org/F4320322108","funder_display_name":"Ministry of Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1978518297","https://openalex.org/W1984954427","https://openalex.org/W2001255866","https://openalex.org/W2009815534","https://openalex.org/W2020905312","https://openalex.org/W2054095206","https://openalex.org/W2081529426","https://openalex.org/W2105900185","https://openalex.org/W2118211122","https://openalex.org/W2141337919","https://openalex.org/W2141919312","https://openalex.org/W2145458600","https://openalex.org/W2169652762","https://openalex.org/W2346205343","https://openalex.org/W2347098851","https://openalex.org/W2605337839","https://openalex.org/W2778155727","https://openalex.org/W2900188117","https://openalex.org/W2946290290","https://openalex.org/W2952078569","https://openalex.org/W2997716136","https://openalex.org/W2998090531","https://openalex.org/W3112123566","https://openalex.org/W3127191906","https://openalex.org/W4234093230","https://openalex.org/W4243401029","https://openalex.org/W6655559400","https://openalex.org/W6663687029","https://openalex.org/W6676848282","https://openalex.org/W6752980285"],"related_works":["https://openalex.org/W1571681534","https://openalex.org/W2042759115","https://openalex.org/W2811324085","https://openalex.org/W113636695","https://openalex.org/W1980984060","https://openalex.org/W2153380648","https://openalex.org/W2547355295","https://openalex.org/W2159053194","https://openalex.org/W2135858590","https://openalex.org/W2085308054"],"abstract_inverted_index":{"For":[0],"the":[1,17,22,34,58,61,78,87,96,121,133,150,161],"7-nm":[2,45],"technology":[3],"node,":[4],"cell":[5,31,40,65,112,114,152,163],"placement":[6,18,148],"with":[7,33],"a":[8,29,49,105,169],"drain-to-drain":[9],"abutment":[10],"(DDA)":[11],"requires":[12,154],"additional":[13],"filler":[14,156],"cells,":[15],"increasing":[16],"area.":[19],"This":[20],"is":[21],"first":[23,68],"work":[24],"to":[25,95,110,137],"fully":[26],"automatically":[27],"synthesize":[28],"DDA-aware":[30,50,151],"library":[32,153,164],"optimized":[35],"number":[36],"of":[37,60,80,99,174],"drains":[38],"on":[39,43],"boundary":[41],"based":[42],"ASAP":[44],"PDK.":[46],"We":[47,67,102],"propose":[48,69,126],"dynamic":[51],"programming-based":[52],"transistor":[53],"placement.":[54],"Previous":[55],"works":[56],"ignore":[57],"use":[59,98],"M0":[62,72,76],"layer":[63],"in":[64],"routing.":[66,101],"an":[70,127],"ILP-based":[71],"routing":[73,82,109,122,135,140],"planning.":[74],"With":[75],"routing,":[77],"congestion":[79],"M1":[81],"can":[83,91],"be":[84,92],"reduced":[85],"and":[86,116],"pin":[88],"accessibility":[89],"(PA)":[90],"improved":[93],"due":[94],"diminished":[97],"M2":[100,117],"also":[103],"present":[104],"quadratic-programming":[106],"based-coupling-capacitance-aware":[107],"initial":[108],"optimize":[111],"delay,":[113],"area,":[115],"usage.":[118],"To":[119],"improve":[120],"resource":[123],"utilization,":[124],"we":[125],"implicitly":[128],"adjustable":[129],"grid":[130],"map,":[131],"making":[132],"maze":[134],"able":[136],"explore":[138],"more":[139],"solutions.":[141],"The":[142],"experimental":[143],"results":[144],"show":[145],"that":[146,159],"block":[147,170],"using":[149,160],"fewer":[155],"cells":[157],"than":[158],"traditional":[162],"by":[165],"25.1%,":[166],"which":[167],"achieves":[168],"area":[171],"reduction":[172],"rate":[173],"0.97%.":[175]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}