{"id":"https://openalex.org/W4213423202","doi":"https://doi.org/10.1109/tcad.2022.3153437","title":"Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning","display_name":"Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning","publication_year":2022,"publication_date":"2022-02-23","ids":{"openalex":"https://openalex.org/W4213423202","doi":"https://doi.org/10.1109/tcad.2022.3153437"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3153437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3153437","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059244271","display_name":"Zhenxin Zhao","orcid":"https://orcid.org/0000-0003-4902-353X"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zhenxin Zhao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, NL, Canada"],"raw_orcid":"https://orcid.org/0000-0003-4902-353X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, NL, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2946-8072","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":3.799,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.94124994,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"41","issue":"12","first_page":"5138","last_page":"5151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8337265253067017},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6872802376747131},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.5624008774757385},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.49508896470069885},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4675632417201996},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4484435021877289},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4393211901187897},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4139974117279053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3998514711856842},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33363422751426697},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.29823625087738037},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23432722687721252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21421459317207336},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17973700165748596},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1300177276134491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12937116622924805}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8337265253067017},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6872802376747131},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.5624008774757385},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.49508896470069885},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4675632417201996},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4484435021877289},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4393211901187897},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4139974117279053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3998514711856842},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33363422751426697},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.29823625087738037},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23432722687721252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21421459317207336},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17973700165748596},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1300177276134491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12937116622924805},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3153437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3153437","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[{"id":"https://openalex.org/F4320319952","display_name":"Canada Foundation for Innovation","ror":"https://ror.org/000az4664"},{"id":"https://openalex.org/F4320323319","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03"},{"id":"https://openalex.org/F4320328585","display_name":"Newfoundland and Labrador","ror":null},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1947575180","https://openalex.org/W1999357165","https://openalex.org/W2018790177","https://openalex.org/W2046328375","https://openalex.org/W2051423425","https://openalex.org/W2083156195","https://openalex.org/W2083532000","https://openalex.org/W2091112914","https://openalex.org/W2109443454","https://openalex.org/W2117261126","https://openalex.org/W2121863487","https://openalex.org/W2134202234","https://openalex.org/W2138758959","https://openalex.org/W2145686284","https://openalex.org/W2162964517","https://openalex.org/W2539776105","https://openalex.org/W2585329946","https://openalex.org/W2599742786","https://openalex.org/W2736440494","https://openalex.org/W2769791151","https://openalex.org/W2773716193","https://openalex.org/W2800869073","https://openalex.org/W2911472431","https://openalex.org/W2943505044","https://openalex.org/W3009193187","https://openalex.org/W3036532492","https://openalex.org/W3087976346","https://openalex.org/W3089997764","https://openalex.org/W3092618035","https://openalex.org/W3100789280","https://openalex.org/W3159717212","https://openalex.org/W3196467229","https://openalex.org/W4240465920","https://openalex.org/W6640606685","https://openalex.org/W6649047297","https://openalex.org/W6735715707"],"related_works":["https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W132442544","https://openalex.org/W4248234938","https://openalex.org/W2152740599","https://openalex.org/W1981084410","https://openalex.org/W2078506771","https://openalex.org/W2914442136","https://openalex.org/W2368652795","https://openalex.org/W2391880898"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,20,159],"novel":[4],"deep-reinforcement-learning-based":[5],"method":[6,82,144],"for":[7,63],"topology":[8],"synthesis":[9,135,148],"of":[10,126],"analog-integrated":[11],"circuits,":[12],"especially":[13],"operational":[14],"amplifiers":[15],"(OpAmps).":[16],"It":[17],"behaves":[18],"like":[19],"human":[21],"designer,":[22],"who":[23],"learns":[24],"from":[25],"trials,":[26],"derives":[27],"design":[28,48,51],"knowledge":[29],"and":[30,32,55,115,171],"experience,":[31],"evolves":[33],"gradually":[34],"to":[35,41,57,68,108,121,130,157],"finally":[36],"figure":[37],"out":[38],"optimal":[39],"manners":[40],"construct":[42,70],"proper":[43],"circuit":[44,71,88,94,98],"topologies":[45,72,99,129],"that":[46],"meet":[47],"specifications.":[49],"Essential":[50],"rules":[52],"are":[53,100,119],"defined":[54],"applied":[56],"set":[58],"up":[59],"the":[60,77,103,110,124,127,134,139,147],"specialized":[61],"environment":[62],"reinforcement":[64],"learning":[65],"in":[66],"order":[67,107],"reasonably":[69],"with":[73,138],"building":[74],"blocks":[75],"as":[76],"basic":[78],"components.":[79],"Our":[80,162],"proposed":[81,143],"can":[83],"not":[84],"only":[85,152],"handle":[86],"large-size":[87],"designs":[89],"but":[90],"also":[91],"generate":[92],"creative":[93],"topologies.":[95],"The":[96],"produced":[97,128],"verified":[101],"by":[102,150],"simulation-in-loop":[104],"sizing.":[105],"In":[106],"improve":[109],"evaluation":[111],"efficiency,":[112,168],"hash":[113],"table":[114],"symbolic":[116],"analysis":[117],"techniques":[118],"utilized":[120],"significantly":[122,145],"reduce":[123],"number":[125],"be":[131],"sized":[132],"during":[133],"process.":[136],"Compared":[137],"state-of-the-art":[140],"approaches,":[141],"our":[142],"improves":[146],"efficiency":[149],"consuming":[151],"several":[153],"hours":[154],"on":[155],"average":[156],"produce":[158],"trustworthy":[160],"solution.":[161],"experimental":[163],"results":[164],"demonstrate":[165],"its":[166],"sound":[167],"strong":[169],"reliability,":[170],"wide":[172],"applicability.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":20},{"year":2024,"cited_by_count":13},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}