{"id":"https://openalex.org/W4213451100","doi":"https://doi.org/10.1109/tcad.2022.3153433","title":"VirtualSync+: Timing Optimization With Virtual Synchronization","display_name":"VirtualSync+: Timing Optimization With Virtual Synchronization","publication_year":2022,"publication_date":"2022-02-23","ids":{"openalex":"https://openalex.org/W4213451100","doi":"https://doi.org/10.1109/tcad.2022.3153433"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3153433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3153433","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070194930","display_name":"Grace Li Zhang","orcid":"https://orcid.org/0000-0002-8289-9288"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Grace Li Zhang","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-8289-9288","affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451231","display_name":"Bing Li","orcid":"https://orcid.org/0000-0001-9752-7201"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bing Li","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9752-7201","affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017381514","display_name":"Xing Huang","orcid":"https://orcid.org/0000-0002-5396-110X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Xing Huang","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5396-110X","affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071383109","display_name":"Xunzhao Yin","orcid":"https://orcid.org/0000-0003-4656-9545"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xunzhao Yin","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-4656-9545","affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054211420","display_name":"Cheng Zhuo","orcid":"https://orcid.org/0000-0002-2610-7522"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cheng Zhuo","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-2610-7522","affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I39012071","display_name":"Kyoto College of Graduate Studies for Informatics","ror":"https://ror.org/05mzj8a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I39012071"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hashimoto","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, Japan"],"raw_orcid":"https://orcid.org/0000-0002-0377-2108","affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242","https://openalex.org/I39012071"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0003-4431-7619","affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00818174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"41","issue":"12","first_page":"5526","last_page":"5540"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7680376768112183},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6769286394119263},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6609282493591309},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5177332758903503},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4997553825378418},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4895349442958832},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.4765632450580597},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4423457086086273},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43522393703460693},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43364930152893066},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.43057870864868164},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.42426592111587524},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4237782061100006},{"id":"https://openalex.org/keywords/signal-timing","display_name":"Signal timing","score":0.4210517108440399},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4139997065067291},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.38959598541259766},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3815518915653229},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34019529819488525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2740733027458191},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.2630665898323059},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2554301917552948},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11287394165992737},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10020604729652405},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09475454688072205},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0879141092300415}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7680376768112183},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6769286394119263},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6609282493591309},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5177332758903503},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4997553825378418},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4895349442958832},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.4765632450580597},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4423457086086273},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43522393703460693},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43364930152893066},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.43057870864868164},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.42426592111587524},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4237782061100006},{"id":"https://openalex.org/C2776006172","wikidata":"https://www.wikidata.org/wiki/Q7512741","display_name":"Signal timing","level":3,"score":0.4210517108440399},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4139997065067291},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.38959598541259766},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3815518915653229},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34019529819488525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2740733027458191},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2630665898323059},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2554301917552948},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11287394165992737},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10020604729652405},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09475454688072205},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0879141092300415},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2987419075","wikidata":"https://www.wikidata.org/wiki/Q8004","display_name":"Traffic signal","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3153433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3153433","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G554679937","display_name":"TRR 89: Invasives Rechnen","funder_award_id":"146371743","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1960736674","https://openalex.org/W1999291149","https://openalex.org/W2004706337","https://openalex.org/W2020300720","https://openalex.org/W2103870427","https://openalex.org/W2111620634","https://openalex.org/W2118653269","https://openalex.org/W2133291092","https://openalex.org/W2134738656","https://openalex.org/W2141907973","https://openalex.org/W2143310750","https://openalex.org/W2169969334","https://openalex.org/W2172100886","https://openalex.org/W2397038956","https://openalex.org/W2613690774","https://openalex.org/W2624783959","https://openalex.org/W2626091927","https://openalex.org/W2808733935","https://openalex.org/W2993800541","https://openalex.org/W3092337895","https://openalex.org/W3139143633","https://openalex.org/W3143743485","https://openalex.org/W3186560105","https://openalex.org/W4256668550","https://openalex.org/W6679911743","https://openalex.org/W6792681073"],"related_works":["https://openalex.org/W2127258772","https://openalex.org/W2211833700","https://openalex.org/W2384756109","https://openalex.org/W2058213394","https://openalex.org/W586804441","https://openalex.org/W3103783551","https://openalex.org/W1997644875","https://openalex.org/W3135244399","https://openalex.org/W1993985975","https://openalex.org/W2126419962"],"abstract_inverted_index":{"In":[0,56,133],"digital":[1],"circuit":[2,39,95,121,230],"designs,":[3],"sequential":[4,43,80,131,169,172,267],"components":[5,44,170,175],"such":[6],"as":[7,176],"flip-flops":[8,113,184],"are":[9,17,74,86,192,205,210],"used":[10],"to":[11,76,96,153,187,220,237],"synchronize":[12],"signal":[13,50],"propagations.":[14],"Logic":[15],"computations":[16],"aligned":[18],"at":[19,89],"and":[20,108,173,194,247,278],"thus":[21],"isolated":[22],"by":[23,142,167,235],"flip-flop":[24],"stages.":[25],"Although":[26],"this":[27,57,160],"fully":[28],"synchronous":[29],"style":[30],"can":[31,45,122,232,284],"reduce":[32],"design":[33,146,149,203],"efforts":[34],"significantly,":[35],"it":[36],"may":[37],"affect":[38],"performance":[40,118,231,259,288],"negatively,":[41],"because":[42],"only":[46],"introduce":[47],"delays":[48,107],"into":[49,213],"propagations":[51],"but":[52],"never":[53],"accelerate":[54],"them.":[55],"article,":[58],"we":[59,135,162],"propose":[60],"a":[61,98,120],"new":[62],"timing":[63,198,208,258,287],"model,":[64],"VirtualSync+,":[65],"in":[66],"which":[67],"signals,":[68],"specially":[69],"those":[70,275],"along":[71],"critical":[72,115],"paths,":[73,116],"allowed":[75],"propagate":[77],"through":[78],"several":[79],"stages":[81],"without":[82],"flip-flops.":[83],"Timing":[84],"constraints":[85,199,209],"still":[87,255],"satisfied":[88],"the":[90,93,117,127,138,165,180,188,195,214,222,250,263,280,290,299],"boundary":[91],"of":[92,112,119,129,183,217,252,265],"optimized":[94,223],"maintain":[97],"consistent":[99],"interface":[100],"with":[101,140,144,171,185,201,242,274,282],"existing":[102],"designs.":[103,132,268],"By":[104],"removing":[105],"clock-to-q":[106],"setup":[109],"time":[110],"requirements":[111],"on":[114],"be":[123,233],"pushed":[124],"even":[125],"beyond":[126,262],"limit":[128,264],"traditional":[130,266],"addition,":[134],"further":[136],"enhance":[137],"optimization":[139,191,215],"VirtualSync+":[141,283],"fine-tuning":[143],"commercial":[145,202,218],"tools,":[147],"e.g.,":[148],"compiler":[150],"from":[151],"Synopsys,":[152],"achieve":[154,159,285],"more":[155],"accurate":[156],"result.":[157],"To":[158],"fine-tuning,":[161],"first":[163],"optimize":[164],"circuits":[166,189,281],"reallocating":[168],"combinational":[174],"delay":[177],"units.":[178],"Afterward,":[179],"removal":[181],"locations":[182],"respect":[186],"under":[190,289,298],"extracted":[193],"corresponding":[196],"wave-pipelining":[197],"compatible":[200],"tools":[204,219],"established.":[206],"These":[207],"then":[211],"incorporated":[212],"flow":[216],"generate":[221],"circuits.":[224],"The":[225],"experimental":[226],"results":[227],"demonstrate":[228],"that":[229,243,272],"improved":[234],"up":[236],"4%":[238],"(average":[239],"1.5%)":[240],"compared":[241,273],"after":[244,276],"extreme":[245],"retiming":[246,277],"sizing,":[248,279],"while":[249],"increase":[251],"area":[253,292,296],"is":[254,260],"negligible.":[256],"This":[257],"enhanced":[261],"It":[269],"also":[270],"demonstrates":[271],"better":[286],"same":[291,300],"cost":[293,297],"or":[294],"smaller":[295],"clock":[301],"period,":[302],"respectively.":[303]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}