{"id":"https://openalex.org/W4200341486","doi":"https://doi.org/10.1109/tcad.2021.3139310","title":"A Machine Learning-Powered Tier Partitioning Methodology for Monolithic 3-D ICs","display_name":"A Machine Learning-Powered Tier Partitioning Methodology for Monolithic 3-D ICs","publication_year":2021,"publication_date":"2021-12-29","ids":{"openalex":"https://openalex.org/W4200341486","doi":"https://doi.org/10.1109/tcad.2021.3139310"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3139310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3139310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021997733","display_name":"Yi\u2010Chen Lu","orcid":"https://orcid.org/0000-0003-1481-9167"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yi-Chen Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015819338","display_name":"Sai Pentapati","orcid":"https://orcid.org/0000-0003-3966-1749"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Pentapati","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007481878","display_name":"Lingjun Zhu","orcid":"https://orcid.org/0000-0003-1520-0796"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lingjun Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086357798","display_name":"Gauthaman Murali","orcid":"https://orcid.org/0000-0003-0146-4977"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gauthaman Murali","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Research and Development Department, Qualcomm Technologies, Inc., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Research and Development Department, Qualcomm Technologies, Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5021997733"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.91,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.74638775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"41","issue":"11","first_page":"4575","last_page":"4586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7156742215156555},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.532502293586731},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.45325878262519836},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4511701762676239},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43343478441238403},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4245187044143677},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4181434214115143},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4168172776699066},{"id":"https://openalex.org/keywords/graph-partition","display_name":"Graph partition","score":0.41413068771362305},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38727182149887085},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3212422728538513},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2565299868583679},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.18043911457061768}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7156742215156555},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.532502293586731},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.45325878262519836},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4511701762676239},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43343478441238403},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4245187044143677},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4181434214115143},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4168172776699066},{"id":"https://openalex.org/C48903430","wikidata":"https://www.wikidata.org/wiki/Q491370","display_name":"Graph partition","level":3,"score":0.41413068771362305},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38727182149887085},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3212422728538513},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2565299868583679},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.18043911457061768},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2021.3139310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3139310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3367304225","display_name":null,"funder_award_id":"CNS 16-24731","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1522301498","https://openalex.org/W1898461707","https://openalex.org/W1974368829","https://openalex.org/W1977384983","https://openalex.org/W1989826997","https://openalex.org/W2017100743","https://openalex.org/W2020461489","https://openalex.org/W2052075409","https://openalex.org/W2077246255","https://openalex.org/W2140069842","https://openalex.org/W2150593711","https://openalex.org/W2160849628","https://openalex.org/W2163262984","https://openalex.org/W2187089797","https://openalex.org/W2319855067","https://openalex.org/W2532205282","https://openalex.org/W2538167498","https://openalex.org/W2569250791","https://openalex.org/W2612690371","https://openalex.org/W2614764752","https://openalex.org/W2734947854","https://openalex.org/W2775005974","https://openalex.org/W2782828096","https://openalex.org/W2791191785","https://openalex.org/W2889120648","https://openalex.org/W3011978806","https://openalex.org/W3092072718","https://openalex.org/W3136387861","https://openalex.org/W3139550494","https://openalex.org/W4232424867","https://openalex.org/W4253751283","https://openalex.org/W6631190155","https://openalex.org/W6738964360","https://openalex.org/W6987020231"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2005457717","https://openalex.org/W2173109281","https://openalex.org/W2150722449","https://openalex.org/W4238891425","https://openalex.org/W2548937856","https://openalex.org/W1970364098"],"abstract_inverted_index":{"Tier":[0],"partitioning":[1,52,95,210,261,266],"is":[2,125],"one":[3],"of":[4,42,141,149,168,193],"the":[5,35,48,153,157,190,206,240,264],"most":[6,197],"critical":[7],"stages":[8],"in":[9,84,200,213,226],"monolithic":[10,75],"3-D":[11,23,44,70,191,270],"(M3D)":[12],"integrated":[13,137],"circuits":[14],"(ICs)":[15],"implementation":[16,170],"flows.":[17,181],"It":[18],"transforms":[19],"2-D":[20],"netlists":[21,129],"into":[22],"by":[24,238],"performing":[25],"tier":[26,51,94,111,147,209],"assignment":[27],"for":[28,268],"each":[29],"design":[30,143,247,254],"instance,":[31],"which":[32],"directly":[33],"impacts":[34],"power,":[36],"performance,":[37,227],"and":[38,73,103,118,130,175,179,223,229,255],"area":[39],"(PPA)":[40],"metrics":[41],"final":[43],"full-chip":[45],"designs.":[46],"However,":[47],"current":[49],"state-of-the-art":[50],"approach":[53],"named":[54],"bin-based":[55,207],"min-cut":[56,208],"algorithm":[57],"has":[58],"fundamental":[59],"flaws":[60],"that":[61,97,123,145,184,257],"lead":[62],"to":[63,109,127,243],"severe":[64],"drawbacks,":[65],"such":[66],"as":[67],"timing":[68],"degradation,":[69],"routing":[71],"overhead,":[72],"redundant":[74],"intertier":[76],"vias":[77],"(MIVs)":[78],"insertion.":[79],"To":[80],"overcome":[81],"these":[82],"issues,":[83],"this":[85],"article,":[86],"we":[87,155,219,233],"propose":[88],"TP-GNN,":[89,187],"an":[90,215],"unsupervised":[91],"graph":[92,99],"learning-based":[93],"framework":[96,115,159,242],"utilizes":[98],"neural":[100],"networks":[101],"(GNNs)":[102],"advanced":[104],"machine":[105],"learning":[106],"(ML)":[107],"techniques":[108],"perform":[110,234],"partitioning.":[112],"The":[113],"proposed":[114,158,241],"comprehends":[116],"design-":[117],"technology-related":[119],"parameters":[120],"properly":[121],"so":[122],"it":[124,134],"generalizable":[126],"various":[128],"technologies.":[131],"In":[132,152],"addition,":[133],"can":[135],"be":[136],"with":[138,164,205],"any":[139],"style":[140],"M3D":[142,169,246],"flows":[144],"require":[146],"assignments":[148],"standard":[150],"cells.":[151],"experiments,":[154],"validate":[156],"on":[160,250],"seven":[161],"industrial":[162],"designs":[163,199],"two":[165],"different":[166],"fashions":[167],"flows:":[171],"1)":[172],"partitioning-first":[173],"(Snap3D)":[174],"2)":[176],"partitioning-last":[177],"(Shrunk2D":[178],"Compact2D)":[180],"We":[182],"demonstrate":[183],"our":[185],"framework,":[186],"significantly":[188],"improves":[189],"quality":[192],"results":[194],"(QoR)":[195],"across":[196],"testing":[198],"a":[201,235,244,251],"large":[202],"margin":[203],"compared":[204],"algorithm.":[211],"Specifically,":[212],"OpenPiton,":[214],"RISC-V-based":[216],"multicore":[217],"system,":[218],"observe":[220,256],"27.4%,":[221],"7.7%,":[222],"20.3%":[224],"improvements":[225],"wirelength,":[228],"energy-per-cycle,":[230],"respectively.":[231],"Finally,":[232],"case":[236],"study":[237],"applying":[239],"heterogeneous":[245,269],"flow,":[248],"Pin3D,":[249],"commercial":[252],"CPU":[253],"TP-GNN":[258],"reaches":[259],"better":[260],"solutions":[262],"than":[263],"existing":[265],"approaches":[267],"ICs.":[271]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}