{"id":"https://openalex.org/W4243111700","doi":"https://doi.org/10.1109/tcad.2021.3127153","title":"A High-Level Approach for Energy Efficiency Improvement of FPGAs by Voltage Trimming","display_name":"A High-Level Approach for Energy Efficiency Improvement of FPGAs by Voltage Trimming","publication_year":2021,"publication_date":"2021-11-11","ids":{"openalex":"https://openalex.org/W4243111700","doi":"https://doi.org/10.1109/tcad.2021.3127153"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3127153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3127153","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064865907","display_name":"Mehdi Safarpour","orcid":"https://orcid.org/0000-0002-7693-178X"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Mehdi Safarpour","raw_affiliation_strings":["Center for Machine Vision and Signal Analysis, University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0002-7693-178X","affiliations":[{"raw_affiliation_string":"Center for Machine Vision and Signal Analysis, University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lei Xun","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Lei Xun","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, Southampton, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001556143","display_name":"Geoff V. Merrett","orcid":"https://orcid.org/0000-0003-4980-3894"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Geoff V. Merrett","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, Southampton, U.K"],"raw_orcid":"https://orcid.org/0000-0003-4980-3894","affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036240267","display_name":"Olli S\u00edlven","orcid":"https://orcid.org/0000-0002-2661-804X"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Olli Silven","raw_affiliation_strings":["Center for Machine Vision and Signal Analysis, University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0002-2661-804X","affiliations":[{"raw_affiliation_string":"Center for Machine Vision and Signal Analysis, University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4068,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.62618475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"41","issue":"10","first_page":"3548","last_page":"3552"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6834826469421387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6433069705963135},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5908700227737427},{"id":"https://openalex.org/keywords/trimming","display_name":"Trimming","score":0.5325692296028137},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5059463381767273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4633292555809021},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.43502891063690186},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43115469813346863},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41098272800445557},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3165741562843323},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14397454261779785},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1180841326713562}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6834826469421387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6433069705963135},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5908700227737427},{"id":"https://openalex.org/C56951928","wikidata":"https://www.wikidata.org/wiki/Q3539213","display_name":"Trimming","level":2,"score":0.5325692296028137},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5059463381767273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4633292555809021},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.43502891063690186},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43115469813346863},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41098272800445557},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3165741562843323},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14397454261779785},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1180841326713562},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2021.3127153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3127153","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.soton.ac.uk:453284","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G4230935547","display_name":null,"funder_award_id":"318927","funder_id":"https://openalex.org/F4320321108","funder_display_name":"Academy of Finland"}],"funders":[{"id":"https://openalex.org/F4320321108","display_name":"Academy of Finland","ror":"https://ror.org/05k73zm37"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2065489737","https://openalex.org/W2083613288","https://openalex.org/W2159249499","https://openalex.org/W2525415380","https://openalex.org/W2529658558","https://openalex.org/W2758781029","https://openalex.org/W2901295171","https://openalex.org/W2987526256","https://openalex.org/W2995607652","https://openalex.org/W3000434371","https://openalex.org/W3014034225","https://openalex.org/W3111560791","https://openalex.org/W3112740374","https://openalex.org/W3120931476","https://openalex.org/W4226411914","https://openalex.org/W6787436702","https://openalex.org/W6798230457"],"related_works":["https://openalex.org/W2391274692","https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2380210889","https://openalex.org/W2379107344","https://openalex.org/W2281172090","https://openalex.org/W2350474477","https://openalex.org/W2390763046"],"abstract_inverted_index":{"Chip":[0],"manufacturers":[1],"define":[2],"voltage":[3,11],"margins":[4,24,40,64],"on":[5,68,96,122],"top":[6],"of":[7,12,27,33,62,145,174],"the":[8,20,31,39,63,69,84,155,161,171,175],"\u201cbest-case\u201d":[9],"operational":[10],"their":[13],"chips":[14],"to":[15,43,49,73,80],"ensure":[16],"reliable":[17,60],"functioning":[18],"in":[19,136],"worst-case":[21],"settings.":[22],"The":[23,99],"guarantee":[25],"correctness":[26],"operation,":[28],"but":[29,46],"at":[30,165],"cost":[32],"performance":[34],"and":[35,115],"power":[36],"efficiency.":[37],"Violating":[38],"is":[41,87,101,158,163],"tempting":[42],"save":[44],"energy,":[45],"might":[47],"lead":[48],"timing":[50,82],"errors.":[51],"This":[52],"article":[53],"proposes":[54],"an":[55],"algorithmic":[56],"solution":[57],"that":[58,76,139,154],"enables":[59],"removal":[61],"by":[65,170],"detecting":[66,137],"errors":[67,138],"fly.":[70],"In":[71],"contrast":[72],"previous":[74],"approaches":[75],"require":[77],"special":[78],"hardware":[79],"detect":[81],"errors,":[83],"proposed":[85],"method":[86],"fully":[88],"implementable":[89],"using":[90,103],"high-level":[91],"synthesis":[92],"tools":[93],"without":[94],"reliance":[95],"additional":[97],"hardware.":[98],"approach":[100],"demonstrated":[102],"a":[104,116],"<inline-formula":[105],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[106],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[107],"<tex-math":[108],"notation=\"LaTeX\">$32":[109],"\\times":[110],"32$":[111],"</tex-math></inline-formula>":[112],"matrix-matrix":[113],"multiplication":[114],"simple":[117],"multilayer":[118],"neural":[119],"network":[120],"implemented":[121],"two":[123],"Xilinx":[124],"ZC702":[125],"field-programmable":[126],"gate":[127],"array":[128],"(FPGA)":[129],"System-on-Chip":[130],"(SoC)":[131],"platforms,":[132],"showcasing":[133],"its":[134],"utility":[135],"may":[140],"originate":[141],"from":[142],"different":[143],"sources":[144],"logic":[146],"circuits,":[147],"clock":[148],"tree,":[149],"or":[150],"memory.":[151],"Results":[152],"show":[153],"energy":[156],"dissipation":[157],"halved,":[159],"while":[160],"implementation":[162],"clocked":[164],"2.5x":[166],"faster":[167],"than":[168],"specified":[169],"design":[172],"tool":[173],"vendor.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}