{"id":"https://openalex.org/W3209162960","doi":"https://doi.org/10.1109/tcad.2021.3123056","title":"Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems","display_name":"Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W3209162960","doi":"https://doi.org/10.1109/tcad.2021.3123056","mag":"3209162960"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3123056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3123056","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073862711","display_name":"Anirudh Mohan Kaushik","orcid":"https://orcid.org/0000-0002-8347-0109"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Anirudh Mohan Kaushik","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"raw_orcid":"https://orcid.org/0000-0002-8347-0109","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074065388","display_name":"Hiren Patel","orcid":"https://orcid.org/0000-0003-2750-4471"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hiren Patel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5073862711"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.2358,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.51893301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"41","issue":"10","first_page":"3318","last_page":"3331"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8895602226257324},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8418916463851929},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.7421413064002991},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.582324743270874},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5756730437278748},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.566927969455719},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5653483867645264},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5507645010948181},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.482019305229187},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44368046522140503},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4155840575695038},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3676247298717499},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3373461365699768},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.327648788690567},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2708445191383362},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.22689169645309448},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06505900621414185}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8895602226257324},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8418916463851929},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.7421413064002991},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.582324743270874},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5756730437278748},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.566927969455719},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5653483867645264},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5507645010948181},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.482019305229187},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44368046522140503},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4155840575695038},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3676247298717499},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3373461365699768},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.327648788690567},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2708445191383362},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.22689169645309448},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06505900621414185},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2021.3123056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3123056","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2147657366","https://openalex.org/W2151460056","https://openalex.org/W2161159055","https://openalex.org/W2798867273","https://openalex.org/W2802339701","https://openalex.org/W3014248132","https://openalex.org/W3014575727","https://openalex.org/W3043482870","https://openalex.org/W3106342783","https://openalex.org/W3114172975","https://openalex.org/W3179405255","https://openalex.org/W3183627489","https://openalex.org/W4312364354","https://openalex.org/W6779602096","https://openalex.org/W6780150109"],"related_works":["https://openalex.org/W2290179447","https://openalex.org/W2057019356","https://openalex.org/W2013212244","https://openalex.org/W4312759433","https://openalex.org/W2383781270","https://openalex.org/W1534332661","https://openalex.org/W2123859627","https://openalex.org/W4304166325","https://openalex.org/W2100188322","https://openalex.org/W2155112318"],"abstract_inverted_index":{"Predictable":[0],"hardware":[1,23],"cache":[2,24,48,78,138,159,204],"coherence":[3,25,49,79,139,160,205],"is":[4,51,86,103],"a":[5,97,101,198,243],"viable":[6],"shared":[7,67],"data":[8,34,43,68,73,102],"communication":[9,35,44],"mechanism":[10],"between":[11],"cores":[12,115],"for":[13,69,131,141,220],"multicore":[14,142,217],"real-time":[15,146,221],"platforms.":[16,222],"Prior":[17],"works":[18],"have":[19],"established":[20],"that":[21,81,96,172],"predictable":[22,33,42,47,70,77,133,156,199],"protocols":[26,50,80,140,190],"offer":[27],"significant":[28],"performance":[29,85,229],"advantages":[30],"over":[31],"alternative":[32,41],"mechanisms":[36],"while":[37],"ensuring":[38],"predictability.":[39],"Unlike":[40],"mechanisms,":[45],"designing":[46,76,155],"nontrivial":[52],"as":[53,90],"it":[54,91],"requires":[55],"detailed":[56],"understanding":[57],"of":[58,61,109,188,201,231],"the":[59,107,117,150,164,202,225,232],"impact":[60],"different":[62],"memory":[63,111],"activity":[64,112],"patterns":[65],"to":[66,100,116,180,211],"and":[71,128,134,157,162,170,175,194,197,228,242],"coherent":[72],"communication.":[74],"Furthermore,":[75],"deliver":[82],"high":[83],"average-case":[84],"even":[87],"more":[88],"challenging":[89],"entails":[92],"identifying":[93],"opportunities":[94],"such":[95],"core\u2019s":[98],"access":[99],"not":[104],"stalled":[105],"in":[106,145,214],"presence":[108],"interleaving":[110],"from":[113,185,236],"other":[114],"same":[118],"data.":[119],"To":[120],"this":[121],"end,":[122],"we":[123],"present":[124],"SYNTHIA,":[125],"an":[126,215],"open":[127],"automated":[129],"tool":[130],"synthesizing":[132],"high-performance":[135,158],"snooping":[136],"bus-based":[137],"platforms":[143],"deployed":[144,213],"systems.":[147],"SYNTHIA":[148,179,237],"automates":[149],"complex":[151],"analysis":[152],"associated":[153],"with":[154],"protocols,":[161],"constructs":[163],"complete":[165,182],"protocol":[166,183,234],"implementation":[167],"(coherence":[168],"states":[169],"transitions)":[171],"achieve":[173],"predictability":[174],"performance.":[176],"We":[177,223],"use":[178],"construct":[181],"implementations":[184,235],"simple":[186],"specifications":[187],"common":[189],"(modified-shared-invalid":[191],"(MSI),":[192],"MESI,":[193],"MOESI":[195],"protocols)":[196],"variant":[200],"MESIF":[203],"protocol,":[206],"which":[207],"was":[208],"recently":[209],"found":[210],"be":[212],"existing":[216],"platform":[218],"designed":[219],"validated":[224],"correctness,":[226],"predictability,":[227],"guarantees":[230],"generated":[233],"using":[238],"manually":[239],"implemented":[240],"versions,":[241],"micro-architectural":[244],"simulator.":[245]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}