{"id":"https://openalex.org/W3202485993","doi":"https://doi.org/10.1109/tcad.2021.3118210","title":"Techniques to Improve Write and Retention Reliability of STT-MRAM Memory Subsystem","display_name":"Techniques to Improve Write and Retention Reliability of STT-MRAM Memory Subsystem","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3202485993","doi":"https://doi.org/10.1109/tcad.2021.3118210","mag":"3202485993"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3118210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3118210","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082949765","display_name":"S.K. Sethuraman","orcid":"https://orcid.org/0000-0001-7957-8443"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saravanan Sethuraman","raw_affiliation_strings":["Department of EEE, Birla Institute of Technology and Science (Hyderabad Campus), Hyderabad, India"],"raw_orcid":"https://orcid.org/0000-0001-7957-8443","affiliations":[{"raw_affiliation_string":"Department of EEE, Birla Institute of Technology and Science (Hyderabad Campus), Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022266082","display_name":"Venkata Kalyan Tavva","orcid":"https://orcid.org/0000-0001-6596-2292"},"institutions":[{"id":"https://openalex.org/I119241673","display_name":"Indian Institute of Technology Ropar","ror":"https://ror.org/02qkhhn56","country_code":"IN","type":"education","lineage":["https://openalex.org/I119241673"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Venkata Kalyan Tavva","raw_affiliation_strings":["Department of CSE, Indian Institute of Technology Ropar, Rupnagar, India"],"raw_orcid":"https://orcid.org/0000-0001-6596-2292","affiliations":[{"raw_affiliation_string":"Department of CSE, Indian Institute of Technology Ropar, Rupnagar, India","institution_ids":["https://openalex.org/I119241673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112396202","display_name":"M. Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. B. Srinivas","raw_affiliation_strings":["Department of EEE, Birla Institute of Technology and Science (Hyderabad Campus), Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, Birla Institute of Technology and Science (Hyderabad Campus), Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1423,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.5086945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"41","issue":"9","first_page":"2901","last_page":"2914"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8917416334152222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6716472506523132},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6025331020355225},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.577090859413147},{"id":"https://openalex.org/keywords/spin-transfer-torque","display_name":"Spin-transfer torque","score":0.43737101554870605},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.4338427782058716},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35587722063064575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3218840956687927},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.22971051931381226},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0998174250125885}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8917416334152222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6716472506523132},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6025331020355225},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.577090859413147},{"id":"https://openalex.org/C609986","wikidata":"https://www.wikidata.org/wiki/Q844840","display_name":"Spin-transfer torque","level":4,"score":0.43737101554870605},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.4338427782058716},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35587722063064575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3218840956687927},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.22971051931381226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0998174250125885},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C32546565","wikidata":"https://www.wikidata.org/wiki/Q856711","display_name":"Magnetization","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C115260700","wikidata":"https://www.wikidata.org/wiki/Q11408","display_name":"Magnetic field","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2021.3118210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3118210","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[{"id":"https://openalex.org/G1644255900","display_name":null,"funder_award_id":"SRG/2019/002268","funder_id":"https://openalex.org/F4320334771","funder_display_name":"Science and Engineering Research Board"}],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":60,"referenced_works":["https://openalex.org/W1963552944","https://openalex.org/W1980891674","https://openalex.org/W1985887979","https://openalex.org/W2003243790","https://openalex.org/W2036853599","https://openalex.org/W2046861157","https://openalex.org/W2047425695","https://openalex.org/W2071976647","https://openalex.org/W2102209351","https://openalex.org/W2112388836","https://openalex.org/W2113026085","https://openalex.org/W2115553608","https://openalex.org/W2133199116","https://openalex.org/W2142715748","https://openalex.org/W2147657366","https://openalex.org/W2154157669","https://openalex.org/W2155551886","https://openalex.org/W2156403661","https://openalex.org/W2162639668","https://openalex.org/W2164586147","https://openalex.org/W2169370030","https://openalex.org/W2217106244","https://openalex.org/W2283769046","https://openalex.org/W2290824897","https://openalex.org/W2293836883","https://openalex.org/W2328430807","https://openalex.org/W2331328369","https://openalex.org/W2401752548","https://openalex.org/W2518635392","https://openalex.org/W2527848006","https://openalex.org/W2543205889","https://openalex.org/W2584875058","https://openalex.org/W2603723898","https://openalex.org/W2734552968","https://openalex.org/W2736261391","https://openalex.org/W2738766224","https://openalex.org/W2756568087","https://openalex.org/W2761689304","https://openalex.org/W2762314778","https://openalex.org/W2776203345","https://openalex.org/W2790862368","https://openalex.org/W2791023210","https://openalex.org/W2795040033","https://openalex.org/W2798578894","https://openalex.org/W2807188368","https://openalex.org/W2888644456","https://openalex.org/W2897902688","https://openalex.org/W2899297130","https://openalex.org/W2912786975","https://openalex.org/W2953880845","https://openalex.org/W2988593078","https://openalex.org/W3005785620","https://openalex.org/W3005886446","https://openalex.org/W3012196409","https://openalex.org/W3048814579","https://openalex.org/W3147974890","https://openalex.org/W4232270958","https://openalex.org/W4236366420","https://openalex.org/W4252811018","https://openalex.org/W6741211085"],"related_works":["https://openalex.org/W2176123422","https://openalex.org/W3133379968","https://openalex.org/W2525437650","https://openalex.org/W1607576514","https://openalex.org/W2118362104","https://openalex.org/W2945719533","https://openalex.org/W2897152579","https://openalex.org/W4317815285","https://openalex.org/W2084653194","https://openalex.org/W3035629778"],"abstract_inverted_index":{"Spin":[0],"transfer":[1],"torque":[2],"magneto-resistive":[3],"random-access":[4],"memory":[5,81,92,111,164],"(STT-MRAM)":[6],"has":[7,34],"many":[8],"advantages,":[9],"such":[10,38],"as":[11,39],"scalability,":[12],"persistence,":[13],"practically":[14],"infinite":[15],"endurance,":[16],"and":[17,26,41,47,73,83,95,110,155],"fast":[18],"access":[19],"speed,":[20],"that":[21,121],"make":[22],"it":[23],"a":[24],"promising":[25],"emerging":[27],"technology":[28,33],"for":[29],"memory.":[30],"However,":[31],"this":[32,86],"multiple":[35],"reliability":[36,147],"issues,":[37],"read":[40],"write":[42,45,49,106,128],"reliability,":[43,107,109],"higher":[44],"power,":[46],"long":[48],"latency,":[50],"etc.":[51],"At":[52],"elevated":[53],"temperatures,":[54],"these":[55],"issues":[56],"exacerbate":[57],"further.":[58],"As":[59],"the":[60,65,75,90,115,122,127,161],"temperature":[61,78],"increases":[62],"massively":[63],"in":[64],"latest":[66],"compute":[67],"nodes,":[68],"we":[69,88],"need":[70],"to":[71,100],"study":[72],"understand":[74],"effect":[76],"of":[77],"on":[79,133],"STT-MRAM":[80,101],"writes":[82],"reliability.":[84],"In":[85],"article,":[87],"propose":[89],"temperature-aware":[91],"controller":[93],"(MC)":[94],"device":[96],"architecture":[97],"techniques":[98,124],"specific":[99],"technology,":[102],"which":[103],"can":[104],"improve":[105,126],"retention":[108,146],"power":[112,153],"without":[113],"sacrificing":[114],"performance.":[116],"Our":[117],"simulation":[118],"results":[119],"show":[120],"proposed":[123],"cumulatively":[125],"bit":[129],"error":[130],"rate":[131],"(BER)":[132],"an":[134],"average":[135],"by":[136,148],"<inline-formula":[137],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[138],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[139],"<tex-math":[140],"notation=\"LaTeX\">$603\\times":[141],"$":[142],"</tex-math></inline-formula>":[143],",":[144],"increase":[145],"65%,":[149],"along":[150],"with":[151],"27%":[152],"reduction":[154],"5.8%":[156],"improved":[157],"system":[158],"performance":[159],"over":[160],"baseline":[162],"STT-MRAM-based":[163],"subsystem.":[165]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}