{"id":"https://openalex.org/W3191974345","doi":"https://doi.org/10.1109/tcad.2021.3102004","title":"Securing SoCs With FPGAs Against Rowhammer Attacks","display_name":"Securing SoCs With FPGAs Against Rowhammer Attacks","publication_year":2021,"publication_date":"2021-08-03","ids":{"openalex":"https://openalex.org/W3191974345","doi":"https://doi.org/10.1109/tcad.2021.3102004","mag":"3191974345"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3102004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3102004","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090705662","display_name":"Rana Elnaggar","orcid":"https://orcid.org/0000-0002-9733-2938"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rana Elnaggar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0002-9733-2938","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429226","display_name":"Siyuan Chen","orcid":"https://orcid.org/0000-0001-7774-2430"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siyuan Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080343787","display_name":"Peilin Song","orcid":"https://orcid.org/0000-0003-4793-3230"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peilin Song","raw_affiliation_strings":["Circuit Test and Diagnostics Technology, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":"https://orcid.org/0000-0003-4793-3230","affiliations":[{"raw_affiliation_string":"Circuit Test and Diagnostics Technology, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0003-4475-6435","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3617,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79938818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"41","issue":"7","first_page":"2052","last_page":"2065"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8075125217437744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7246362566947937},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6583977341651917},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5637377500534058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5265229940414429},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5249512195587158},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4512653350830078},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4028751850128174},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3516034483909607},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33532023429870605},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.271109402179718},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23815444111824036}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8075125217437744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7246362566947937},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6583977341651917},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5637377500534058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5265229940414429},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5249512195587158},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4512653350830078},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4028751850128174},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3516034483909607},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33532023429870605},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.271109402179718},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23815444111824036}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2021.3102004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3102004","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8998755723","display_name":null,"funder_award_id":"CNS-2011561","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1597555784","https://openalex.org/W1975607764","https://openalex.org/W2127992996","https://openalex.org/W2136632098","https://openalex.org/W2145286753","https://openalex.org/W2157116240","https://openalex.org/W2163563130","https://openalex.org/W2464661970","https://openalex.org/W2473598730","https://openalex.org/W2525431465","https://openalex.org/W2625267941","https://openalex.org/W2769824527","https://openalex.org/W2798781612","https://openalex.org/W2804194025","https://openalex.org/W2926775434","https://openalex.org/W2939057911","https://openalex.org/W2974891422","https://openalex.org/W3046609696","https://openalex.org/W3046859417","https://openalex.org/W3094572750","https://openalex.org/W4241804516","https://openalex.org/W4255058980"],"related_works":["https://openalex.org/W2382635124","https://openalex.org/W2389333520","https://openalex.org/W4236287671","https://openalex.org/W2371841116","https://openalex.org/W3118754324","https://openalex.org/W1677565170","https://openalex.org/W2024198963","https://openalex.org/W2351405704","https://openalex.org/W2065759842","https://openalex.org/W2070960830"],"abstract_inverted_index":{"Heterogeneous":[0],"SoCs":[1],"integrate":[2],"FPGAs":[3,21,73],"and":[4,17],"microprocessor":[5,26,126],"cores":[6],"on":[7,56,62,118,138],"the":[8,25,43,57,78,86,95,101,104,113,119,125,129,139,157,163],"same":[9],"fabric":[10],"to":[11,121,146],"accelerate":[12],"applications,":[13],"such":[14],"as":[15],"cryptography":[16],"deep":[18],"learning.":[19],"Since":[20],"share":[22],"resources":[23],"with":[24],"cores,":[27],"they":[28,51],"can":[29,52,143],"launch":[30,53,147],"noncacheable":[31],"synchronous":[32],"DRAM":[33],"(SDRAM)":[34],"transactions":[35,71,115],"through":[36,77,128],"direct":[37],"FPGA-to-microprocessor":[38,130],"SDRAM":[39,114,127,131],"interface.":[40,132],"Therefore,":[41],"if":[42],"FPGA":[44,120,140],"3rd":[45],"party":[46],"IPs":[47,117,177],"(3PIPs)":[48],"are":[49,178],"malicious,":[50],"rowhammer":[54,149],"attacks":[55,68],"SDRAM.":[58,158],"Today\u2019s":[59],"countermeasures":[60,83],"based":[61],"performance":[63],"counters":[64],"cannot":[65,93],"detect":[66,144],"these":[67],"because":[69],"memory":[70,91],"from":[72,103,116],"do":[74],"not":[75],"pass":[76],"cache.":[79],"In":[80],"addition,":[81],"today\u2019s":[82],"that":[84,99,111],"count":[85],"frequency":[87],"of":[88,90,124,162],"activation":[89],"rows":[92],"identify":[94],"intellectual":[96],"property":[97],"(IP)":[98],"launches":[100],"attack":[102,150],"FPGA.":[105],"We":[106],"present":[107],"a":[108,148],"security":[109],"solution":[110],"monitors":[112],"each":[122],"bank":[123],"The":[133],"proposed":[134],"monitor":[135],"is":[136],"implemented":[137],"fabric.":[141],"It":[142,159],"attempts":[145],"before":[151],"it":[152],"causes":[153],"bit":[154],"flips":[155],"in":[156,169],"utilizes":[160],"6.3%":[161],"adaptive":[164],"logic":[165],"modules":[166],"(ALMs)":[167],"available":[168],"an":[170],"Intel":[171],"Cyclone":[172],"V":[173],"FPGA,":[174],"when":[175],"multiple":[176],"monitored.":[179]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}