{"id":"https://openalex.org/W3183144591","doi":"https://doi.org/10.1109/tcad.2021.3099100","title":"Efficient Test Compression Configuration Selection","display_name":"Efficient Test Compression Configuration Selection","publication_year":2021,"publication_date":"2021-07-26","ids":{"openalex":"https://openalex.org/W3183144591","doi":"https://doi.org/10.1109/tcad.2021.3099100","mag":"3183144591"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3099100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3099100","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081705946","display_name":"Chong-Siao Ye","orcid":"https://orcid.org/0000-0001-8221-4392"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chong-Siao Ye","raw_affiliation_strings":["Avery Design Systems, Inc., Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-8221-4392","affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013420009","display_name":"Zheng Shi-xuan","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Xuan Zheng","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-1700-2198","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083596575","display_name":"Fong-Jyun Tsai","orcid":"https://orcid.org/0000-0002-5129-645X"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fong-Jyun Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-5129-645X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032135005","display_name":"Chen Wang","orcid":"https://orcid.org/0000-0001-8928-5863"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chen Wang","raw_affiliation_strings":["Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-8928-5863","affiliations":[{"raw_affiliation_string":"Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-6690-0074","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-6327-2394","affiliations":[{"raw_affiliation_string":"Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Iowa, Iowa City, IA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Iowa, Iowa City, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078225459","display_name":"Justyna Zawada","orcid":"https://orcid.org/0000-0002-1881-8164"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Justyna Zawada","raw_affiliation_strings":["Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-1881-8164","affiliations":[{"raw_affiliation_string":"Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088212941","display_name":"Mark Kassab","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mark Kassab","raw_affiliation_strings":["Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-2124-447X","affiliations":[{"raw_affiliation_string":"Tessent Silicon Lifecycle Solutions, Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8878,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85390505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"41","issue":"7","first_page":"2323","last_page":"2336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.8389668464660645},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7213549613952637},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.6722146272659302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.627327561378479},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5653769969940186},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5156322717666626},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.49705246090888977},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.47119590640068054},{"id":"https://openalex.org/keywords/configuration-design","display_name":"Configuration design","score":0.4616140127182007},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.43977344036102295},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43663400411605835},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41039717197418213},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26339787244796753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17003536224365234},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10774862766265869},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10312658548355103},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09040814638137817}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.8389668464660645},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7213549613952637},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.6722146272659302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.627327561378479},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5653769969940186},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5156322717666626},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.49705246090888977},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.47119590640068054},{"id":"https://openalex.org/C10451660","wikidata":"https://www.wikidata.org/wiki/Q5160113","display_name":"Configuration design","level":2,"score":0.4616140127182007},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.43977344036102295},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43663400411605835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41039717197418213},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26339787244796753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17003536224365234},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10774862766265869},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10312658548355103},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09040814638137817},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2021.3099100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3099100","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322923","display_name":"Siemens","ror":"https://ror.org/059mq0909"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1763985980","https://openalex.org/W1849928240","https://openalex.org/W1979305473","https://openalex.org/W1985440524","https://openalex.org/W2101900253","https://openalex.org/W2135627440","https://openalex.org/W2137650995","https://openalex.org/W2143816238","https://openalex.org/W2150895785","https://openalex.org/W2625004058","https://openalex.org/W2781558509","https://openalex.org/W2982831492","https://openalex.org/W3094468291","https://openalex.org/W3121464923","https://openalex.org/W3125147644","https://openalex.org/W4210799017","https://openalex.org/W6681008240"],"related_works":["https://openalex.org/W2569480541","https://openalex.org/W3183144591","https://openalex.org/W138400556","https://openalex.org/W2005359299","https://openalex.org/W3094284983","https://openalex.org/W2104943416","https://openalex.org/W2375707280","https://openalex.org/W2542602675","https://openalex.org/W2069580694","https://openalex.org/W2105158459"],"abstract_inverted_index":{"Test":[0],"costs":[1,26],"for":[2,66,98,122],"large":[3],"industrial":[4],"designs":[5],"increase":[6],"rapidly":[7],"in":[8,46,142],"recent":[9],"years.":[10],"On-chip":[11],"test":[12,25,30,41,48,63,95,108],"compression":[13,42],"hardware":[14,43],"has":[15],"become":[16],"a":[17,53,79,123],"pragmatic":[18],"technology":[19],"to":[20,61,92,129,139],"cut":[21],"down":[22],"the":[23,29,34,94,105,131,136],"overall":[24],"by":[27],"reducing":[28],"data":[31,49,96,109],"volume.":[32],"Determining":[33],"input":[35],"and":[36],"output":[37],"channel":[38],"counts":[39,65,72],"of":[40,70,82,119],"that":[44],"results":[45,87,118],"minimum":[47],"volume":[50,97,110],"is":[51,138],"thus":[52,111],"critical":[54],"issue.":[55],"In":[56],"this":[57],"article,":[58],"efficient":[59],"methods":[60,76],"estimate":[62],"pattern":[64,116],"an":[67,143],"extensive":[68],"range":[69],"input/output":[71,100],"are":[73],"developed.":[74],"These":[75],"require":[77],"only":[78],"small":[80],"number":[81],"ATPG":[83],"runs.":[84],"The":[85,102,115],"estimation":[86],"can":[88,112,125],"then":[89],"be":[90,113,127,140],"utilized":[91],"determine":[93,130],"each":[99,120],"configuration.":[101],"configuration":[103,121,134],"with":[104],"estimated":[106],"lowest":[107],"determined.":[114],"count":[117],"design":[124,137],"also":[126],"used":[128],"best":[132],"suitable":[133],"when":[135],"embedded":[141],"SoC":[144],"system.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}