{"id":"https://openalex.org/W3180442617","doi":"https://doi.org/10.1109/tcad.2021.3096794","title":"OPDB: A Scalable and Modular Design Benchmark","display_name":"OPDB: A Scalable and Modular Design Benchmark","publication_year":2021,"publication_date":"2021-07-13","ids":{"openalex":"https://openalex.org/W3180442617","doi":"https://doi.org/10.1109/tcad.2021.3096794","mag":"3180442617"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3096794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3096794","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054488954","display_name":"Georgios Tziantzioulis","orcid":"https://orcid.org/0000-0001-7614-3815"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Georgios Tziantzioulis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":"https://orcid.org/0000-0001-7614-3815","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081595153","display_name":"Ting-Jung Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ting-Jung Chang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015529604","display_name":"Jonathan Balkind","orcid":"https://orcid.org/0000-0003-1443-1373"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Balkind","raw_affiliation_strings":["Department of Computer Science, University of California at Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1443-1373","affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California at Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049891237","display_name":"Jinzheng Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinzheng Tu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":"https://orcid.org/0000-0003-4080-1876","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101668879","display_name":"Fei Gao","orcid":"https://orcid.org/0000-0002-5191-4430"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fei Gao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":"https://orcid.org/0000-0002-5191-4430","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080019688","display_name":"David Wentzlaff","orcid":"https://orcid.org/0000-0002-6337-5630"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Wentzlaff","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1017,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.42623642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"41","issue":"6","first_page":"1878","last_page":"1887"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7409247159957886},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.7235531210899353},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7112758159637451},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6748706698417664},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6468607187271118},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5188618898391724},{"id":"https://openalex.org/keywords/moores-law","display_name":"Moore's law","score":0.5109507441520691},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4921035170555115},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4686307907104492},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45764392614364624},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.44506973028182983},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4251094162464142},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40452054142951965},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4002128839492798},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3034358322620392},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.28768378496170044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20991456508636475}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7409247159957886},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.7235531210899353},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7112758159637451},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6748706698417664},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6468607187271118},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5188618898391724},{"id":"https://openalex.org/C206891323","wikidata":"https://www.wikidata.org/wiki/Q178655","display_name":"Moore's law","level":2,"score":0.5109507441520691},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4921035170555115},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4686307907104492},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45764392614364624},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.44506973028182983},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4251094162464142},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40452054142951965},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4002128839492798},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3034358322620392},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28768378496170044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20991456508636475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2021.3096794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3096794","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G2274989435","display_name":null,"funder_award_id":"FA8650-18-2-7846","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W148021875","https://openalex.org/W799594534","https://openalex.org/W1485786366","https://openalex.org/W1864032062","https://openalex.org/W1965466256","https://openalex.org/W1974368829","https://openalex.org/W1976496997","https://openalex.org/W1978226299","https://openalex.org/W2017457531","https://openalex.org/W2032145219","https://openalex.org/W2043643711","https://openalex.org/W2056655935","https://openalex.org/W2059519526","https://openalex.org/W2074121908","https://openalex.org/W2091822235","https://openalex.org/W2094710396","https://openalex.org/W2106814045","https://openalex.org/W2107668615","https://openalex.org/W2108598243","https://openalex.org/W2111945398","https://openalex.org/W2112173236","https://openalex.org/W2112805885","https://openalex.org/W2119248453","https://openalex.org/W2120266641","https://openalex.org/W2124618076","https://openalex.org/W2126693329","https://openalex.org/W2133994013","https://openalex.org/W2152406824","https://openalex.org/W2161629461","https://openalex.org/W2168126808","https://openalex.org/W2175984884","https://openalex.org/W2178194959","https://openalex.org/W2242458479","https://openalex.org/W2333603443","https://openalex.org/W2587961233","https://openalex.org/W2614094030","https://openalex.org/W2793662773","https://openalex.org/W2794667765","https://openalex.org/W2936567838","https://openalex.org/W2938881465","https://openalex.org/W2951726859","https://openalex.org/W2982812248","https://openalex.org/W3011537247","https://openalex.org/W3018195242","https://openalex.org/W3035954817","https://openalex.org/W3112095301","https://openalex.org/W4210814578","https://openalex.org/W4245197815","https://openalex.org/W4250802724","https://openalex.org/W4254483961","https://openalex.org/W6638769890","https://openalex.org/W6678797189","https://openalex.org/W6690302409","https://openalex.org/W6787023984"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2051886008","https://openalex.org/W2535520145","https://openalex.org/W1716153929","https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W3112090072","https://openalex.org/W2610167993"],"abstract_inverted_index":{"Progress":[0],"in":[1,16,52,55,99,133,151,209],"electronic":[2],"design":[3,97,167,188,220],"automation":[4],"(EDA)":[5],"has":[6],"enabled":[7],"us":[8],"to":[9,65,82,108,111,183,195,211,232],"manage":[10],"the":[11,38,44,67,101,125,170,177,196,213],"exponential":[12],"growth":[13],"of":[14,40,72,78,103,127,153,187,199,215],"complexity":[15],"integrated":[17],"circuits":[18],"(ICs)":[19],"allowed":[20],"by":[21],"Moore\u2019s":[22,32],"Law,":[23],"and":[24,36,60,69,165,175,222],"translate":[25],"it":[26],"into":[27],"performance":[28,102],"improvements.":[29],"Furthermore,":[30],"as":[31,235],"law":[33],"slows":[34],"down":[35],"with":[37,121,140],"collapse":[39],"Dennard":[41],"scaling":[42],"over":[43],"past":[45],"decade,":[46],"EDA":[47,89,171,216,238],"tools":[48,217],"become":[49],"increasingly":[50],"important":[51],"addressing":[53],"inefficiencies":[54],"ICs.":[56],"As":[57],"new":[58,136],"proposals":[59,137],"techniques":[61],"are":[62,138],"put":[63],"forward":[64],"address":[66],"current":[68],"future":[70],"issues":[71],"IC":[73],"design,":[74],"a":[75,147,161,185],"concrete":[76],"set":[77],"contemporary":[79],"benchmarks":[80,98,189,203,236],"needs":[81],"be":[83,205,233],"used":[84,234],"for":[85,169,237],"their":[86,104,109,113],"evaluation.":[87],"Traditionally,":[88],"researchers":[90],"have":[91],"mainly":[92],"relied":[93],"on":[94],"industry":[95,116],"provided":[96],"evaluating":[100],"tools.":[105,239],"However,":[106],"due":[107],"effort":[110],"maintain":[112],"competitive":[114],"advantage,":[115],"releases":[117],"include":[118],"older":[119],"designs":[120,231],"limited":[122],"information":[123],"about":[124],"details":[126],"each":[128],"design.":[129],"This":[130],"means":[131],"that":[132,190],"multiple":[134],"cases,":[135],"evaluated":[139],"significantly":[141],"dated":[142],"designs,":[143],"often":[144],"more":[145],"than":[146],"decade":[148],"old,":[149],"especially":[150],"terms":[152],"scale.":[154],"In":[155],"this":[156,200],"work,":[157],"we":[158],"describe":[159],"OPDB:":[160],"scalable,":[162],"modular,":[163],"heterogeneous,":[164],"extensible":[166],"benchmark":[168],"community.":[172],"OPDB":[173,202,224],"leverages":[174],"extends":[176],"OpenPiton":[178],"open-source,":[179],"tile-based":[180],"research":[181],"infrastructure":[182],"create":[184],"surplus":[186],"target":[191],"different":[192,219],"components.":[193],"Due":[194],"tiled":[197],"nature":[198],"architecture,":[201],"can":[204],"made":[206],"arbitrarily":[207],"large":[208],"order":[210],"evaluate":[212],"efficiency":[214],"across":[218],"scales":[221],"configurations.":[223],"contains":[225],"several":[226],"accelerators":[227],"enabling":[228],"full":[229],"SoC":[230]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}