{"id":"https://openalex.org/W3164381525","doi":"https://doi.org/10.1109/tcad.2021.3082495","title":"Toward the Design of Fault-Tolerance-Aware and Peak-Power-Aware Multicore Mixed-Criticality Systems","display_name":"Toward the Design of Fault-Tolerance-Aware and Peak-Power-Aware Multicore Mixed-Criticality Systems","publication_year":2021,"publication_date":"2021-05-21","ids":{"openalex":"https://openalex.org/W3164381525","doi":"https://doi.org/10.1109/tcad.2021.3082495","mag":"3164381525"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3082495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3082495","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2105.07739","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041945735","display_name":"Behnaz Ranjbar","orcid":"https://orcid.org/0000-0001-7944-7101"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE","IR"],"is_corresponding":true,"raw_author_name":"Behnaz Ranjbar","raw_affiliation_strings":["Chair for Processor Design, CFAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CFAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031149417","display_name":"Ali Hosseinghorban","orcid":"https://orcid.org/0000-0002-5280-994X"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE","IR"],"is_corresponding":false,"raw_author_name":"Ali Hosseinghorban","raw_affiliation_strings":["Chair for Processor Design, CFAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CFAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102772504","display_name":"M T Zahraei Salehi","orcid":"https://orcid.org/0000-0001-6675-7231"},"institutions":[{"id":"https://openalex.org/I877176835","display_name":"University of Guilan","ror":"https://ror.org/01bdr6121","country_code":"IR","type":"education","lineage":["https://openalex.org/I877176835"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Salehi","raw_affiliation_strings":["Department of Computer Engineering, University of Guilan, Rasht, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Guilan, Rasht, Iran","institution_ids":["https://openalex.org/I877176835"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005928293","display_name":"Alireza Ejlali","orcid":"https://orcid.org/0000-0002-5661-3629"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Alireza Ejlali","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair for Processor Design, CFAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CFAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041945735"],"corresponding_institution_ids":["https://openalex.org/I133529467","https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":3.2847,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92199784,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"41","issue":"5","first_page":"1509","last_page":"1522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7566186189651489},{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.7339884638786316},{"id":"https://openalex.org/keywords/mixed-criticality","display_name":"Mixed criticality","score":0.7105357050895691},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5197681784629822},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49336686730384827},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.46011239290237427},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4576844274997711},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4414554834365845},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3735950291156769},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3707723617553711},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36495107412338257},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1698218286037445},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14176198840141296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10505145788192749}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7566186189651489},{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.7339884638786316},{"id":"https://openalex.org/C2781124451","wikidata":"https://www.wikidata.org/wiki/Q6883956","display_name":"Mixed criticality","level":3,"score":0.7105357050895691},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5197681784629822},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49336686730384827},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.46011239290237427},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4576844274997711},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4414554834365845},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3735950291156769},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3707723617553711},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36495107412338257},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1698218286037445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14176198840141296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10505145788192749},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2021.3082495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3082495","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:2105.07739","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2105.07739","pdf_url":"https://arxiv.org/pdf/2105.07739","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2105.07739","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2105.07739","pdf_url":"https://arxiv.org/pdf/2105.07739","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":62,"referenced_works":["https://openalex.org/W1566296806","https://openalex.org/W1780865019","https://openalex.org/W1966283530","https://openalex.org/W1977707117","https://openalex.org/W2033168569","https://openalex.org/W2054666005","https://openalex.org/W2061059285","https://openalex.org/W2065865627","https://openalex.org/W2085806930","https://openalex.org/W2107216395","https://openalex.org/W2118154846","https://openalex.org/W2125511829","https://openalex.org/W2129960401","https://openalex.org/W2137784941","https://openalex.org/W2147435261","https://openalex.org/W2156545916","https://openalex.org/W2170091282","https://openalex.org/W2199691554","https://openalex.org/W2289568068","https://openalex.org/W2344218769","https://openalex.org/W2344925925","https://openalex.org/W2345302610","https://openalex.org/W2413277370","https://openalex.org/W2506467271","https://openalex.org/W2554551497","https://openalex.org/W2569164022","https://openalex.org/W2606100669","https://openalex.org/W2618855586","https://openalex.org/W2620711632","https://openalex.org/W2767501907","https://openalex.org/W2769328306","https://openalex.org/W2770759135","https://openalex.org/W2790642556","https://openalex.org/W2798782508","https://openalex.org/W2801588830","https://openalex.org/W2809869803","https://openalex.org/W2810084952","https://openalex.org/W2884988092","https://openalex.org/W2887456384","https://openalex.org/W2906594410","https://openalex.org/W2908621597","https://openalex.org/W2919442026","https://openalex.org/W2920204204","https://openalex.org/W2981788305","https://openalex.org/W2995450656","https://openalex.org/W3006483903","https://openalex.org/W3008860667","https://openalex.org/W3034132691","https://openalex.org/W3041364017","https://openalex.org/W3094104912","https://openalex.org/W3094371101","https://openalex.org/W3095886304","https://openalex.org/W3123983022","https://openalex.org/W3158783692","https://openalex.org/W3164381525","https://openalex.org/W4232003749","https://openalex.org/W4234243833","https://openalex.org/W4242958062","https://openalex.org/W4299331896","https://openalex.org/W4300830768","https://openalex.org/W6638210417","https://openalex.org/W6752316918"],"related_works":["https://openalex.org/W2094268420","https://openalex.org/W2165918565","https://openalex.org/W2964152390","https://openalex.org/W2530955710","https://openalex.org/W2911168022","https://openalex.org/W4214854776","https://openalex.org/W2148226105","https://openalex.org/W2766371801","https://openalex.org/W1925528056","https://openalex.org/W1593186088"],"abstract_inverted_index":{"Mixed-criticality":[0],"(MC)":[1],"systems":[2,13,52,140],"have":[3],"recently":[4],"been":[5],"devised":[6],"to":[7,70,117,141,160,184,190,231,252,259],"address":[8],"the":[9,18,40,48,59,82,86,97,110,114,123,167,173,177,179,182,201,210,214,244],"requirements":[10],"of":[11,62,85,152],"real-time":[12],"in":[14,74,78,91,136,172],"industrial":[15],"applications,":[16],"where":[17],"system":[19,87,115,180],"runs":[20],"tasks":[21,66,135],"with":[22],"different":[23],"criticality":[24,194],"levels":[25],"on":[26,207,227],"a":[27,33,43,130,150,186,232,238,260],"single":[28],"platform.":[29],"In":[30,125,235],"some":[31],"workloads,":[32],"high-critically":[34],"task":[35,154,169,203],"might":[36],"overrun":[37],"and":[38,57,95,121,145,156,165,193,217,224,247,254],"overload":[39,93],"system,":[41],"or":[42],"fault":[44,55,191],"can":[45],"occur":[46],"during":[47],"execution.":[49],"However,":[50],"these":[51,79],"must":[53],"be":[54],"tolerant":[56],"guarantee":[58],"correct":[60],"execution":[61],"all":[63,162],"high-criticality":[64],"(HC)":[65],"by":[67,222,250],"their":[68],"deadlines":[69],"avoid":[71,118],"catastrophic":[72],"consequences,":[73],"any":[75],"situation.":[76],"Furthermore,":[77],"MC":[80,139],"systems,":[81],"peak-power":[83,143,215],"consumption":[84,144,216],"may":[88,105],"increase,":[89],"especially":[90],"an":[92],"situation":[94],"exceed":[96],"processor":[98],"thermal":[99],"design":[100],"power":[101,246],"(TDP)":[102],"constraint.":[103],"This":[104],"cause":[106],"generating":[107],"heat":[108,120],"beyond":[109],"cooling":[111],"capacity,":[112],"resulting":[113],"stop":[116],"excessive":[119],"halting":[122],"processor.":[124],"this":[126],"article,":[127],"we":[128],"propose":[129],"technique":[131,148],"for":[132,209,237],"dependent":[133],"dual-criticality":[134],"fault-tolerant":[137],"multicore":[138],"manage":[142],"temperature.":[146],"The":[147],"develops":[149],"tree":[151,183],"possible":[153,163],"mapping":[155],"scheduling":[157],"at":[158],"design-time":[159],"cover":[161],"scenarios":[164],"reduce":[166],"low-criticality":[168],"drop":[170],"rate":[171],"HC":[174],"mode.":[175],"At":[176],"runtime,":[178],"exploits":[181],"select":[185],"proper":[187],"schedule":[188],"according":[189],"occurrences":[192],"mode":[195],"changes.":[196],"Experimental":[197],"results":[198],"show":[199],"that":[200],"average":[202,208],"schedulability":[204],"is":[205],"74.14%":[206],"proposed":[211],"method,":[212],"while":[213],"maximum":[218,248],"temperature":[219,249],"are":[220],"improved":[221],"16.65%":[223],"14.9":[225],"\u00b0C":[226],"average,":[228],"respectively,":[229,257],"compared":[230,258],"recent":[233],"work.":[234],"addition,":[236],"real-life":[239],"application,":[240],"our":[241],"method":[242],"reduces":[243],"peak":[245],"up":[251],"20.06%":[253],"5":[255],"\u00b0C,":[256],"state-of-the-art":[261],"approach.":[262]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2021-06-07T00:00:00"}
