{"id":"https://openalex.org/W3168704267","doi":"https://doi.org/10.1109/tcad.2021.3076958","title":"Fast Energy-Optimal Multikernel DNN-Like Application Allocation on Multi-FPGA Platforms","display_name":"Fast Energy-Optimal Multikernel DNN-Like Application Allocation on Multi-FPGA Platforms","publication_year":2021,"publication_date":"2021-04-30","ids":{"openalex":"https://openalex.org/W3168704267","doi":"https://doi.org/10.1109/tcad.2021.3076958","mag":"3168704267"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2021.3076958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3076958","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/346425","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059220833","display_name":"Junnan Shan","orcid":"https://orcid.org/0000-0001-9405-8825"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Junnan Shan","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai T. Lazarescu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031451250","display_name":"Jordi Cortadella","orcid":"https://orcid.org/0000-0001-8114-250X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Cortadella","raw_affiliation_strings":["Computer Science Department, Universitat Politècnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Universitat Politècnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059220833"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2358,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47823421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"41","issue":"4","first_page":"1186","last_page":"1190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5821489095687866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5784949064254761},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4185822606086731},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24240610003471375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15347862243652344},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.0750465989112854}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5821489095687866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5784949064254761},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4185822606086731},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24240610003471375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15347862243652344},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0750465989112854}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2021.3076958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2021.3076958","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/346425","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/346425","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/346425","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/346425","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G6403153277","display_name":null,"funder_award_id":"TIN2017-86727-C2-1-R","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2088899870","https://openalex.org/W2163605009","https://openalex.org/W2475840367","https://openalex.org/W2542189141","https://openalex.org/W2583220202","https://openalex.org/W2788426470","https://openalex.org/W2911509405","https://openalex.org/W2946068432","https://openalex.org/W2963403868","https://openalex.org/W3025152414","https://openalex.org/W3031858395","https://openalex.org/W3047848469","https://openalex.org/W4239385313","https://openalex.org/W4240751630","https://openalex.org/W4385245566","https://openalex.org/W6739901393"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W4200391368","https://openalex.org/W2358668433","https://openalex.org/W2210979487","https://openalex.org/W2376932109","https://openalex.org/W2074043759","https://openalex.org/W2001405890","https://openalex.org/W3042736233"],"abstract_inverted_index":{"Platforms":[0],"with":[1],"multiple":[2],"field-programmable":[3],"gate":[4],"arrays":[5],"(FPGAs),":[6],"such":[7],"as":[8],"Amazon":[9],"Web":[10],"Services":[11],"(AWS)":[12],"F1":[13],"instances,":[14],"can":[15,90,102,139,167],"efficiently":[16],"accelerate":[17],"multikernel":[18],"pipelined":[19],"applications,":[20],"e.g.,":[21],"convolutional":[22],"neural":[23],"networks":[24,31],"for":[25,32,57],"machine":[26],"vision":[27],"tasks":[28],"or":[29],"transformer":[30],"natural":[33],"language":[34],"processing":[35],"tasks.":[36],"To":[37],"reduce":[38],"energy":[39],"consumption":[40],"when":[41,83,137,152],"the":[42,54,65,81,141,156,175],"FPGAs":[43],"are":[44],"underutilized,":[45],"we":[46,107],"propose":[47],"a":[48,94,118,159],"model":[49,89],"to":[50,72,78,127,135],"1)":[51],"find":[52,140,155],"offline":[53,87],"minimum-power":[55],"solution":[56],"given":[58],"throughput":[59],"constraints":[60],"and":[61,75,144],"2)":[62],"dynamically":[63],"reprogram":[64],"FPGA":[66],"at":[67],"runtime":[68],"(which":[69],"is":[70],"complementary":[71],"dynamic":[73],"voltage":[74],"frequency":[76],"scaling)":[77],"match":[79],"best":[80,142],"workloads":[82],"they":[84,145],"change.":[85],"The":[86,164],"optimization":[88,111],"be":[91,103,169],"solved":[92],"using":[93],"mixed-integer":[95],"nonlinear":[96],"programming":[97],"(MINLP)":[98],"solver,":[99],"but":[100],"it":[101,138,153],"very":[104,124],"slow.":[105],"Hence,":[106],"provide":[108],"two":[109],"heuristic":[110,165],"methods":[112,166],"that":[113,129],"improve":[114],"result":[115],"quality":[116],"within":[117,158],"bounded":[119,160],"time.":[120,163],"We":[121],"use":[122],"several":[123],"large":[125],"designs":[126],"demonstrate":[128],"both":[130],"heuristics":[131],"obtain":[132,146],"comparable":[133],"results":[134,149],"MINLP,":[136,151],"solution,":[143],"much":[147],"better":[148],"than":[150,174],"cannot":[154],"optimum":[157],"amount":[161],"of":[162,171],"also":[168],"thousands":[170],"times":[172],"faster":[173],"MINLP":[176],"solver.":[177]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-13T07:58:08.660418","created_date":"2025-10-10T00:00:00"}