{"id":"https://openalex.org/W3100437735","doi":"https://doi.org/10.1109/tcad.2020.3037881","title":"An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures","display_name":"An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures","publication_year":2020,"publication_date":"2020-11-13","ids":{"openalex":"https://openalex.org/W3100437735","doi":"https://doi.org/10.1109/tcad.2020.3037881","mag":"3100437735"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3037881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3037881","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068791680","display_name":"Lalit Mohan Dani","orcid":"https://orcid.org/0000-0002-1018-0290"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lalit Mohan Dani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-1018-0290","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035820452","display_name":"Neeraj Mishra","orcid":"https://orcid.org/0000-0003-3276-3777"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0003-3276-3777","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-3986-3730","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.2442,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51129973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"40","issue":"10","first_page":"2117","last_page":"2127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/varicap","display_name":"Varicap","score":0.7929908037185669},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5770480632781982},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5408170819282532},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.47698622941970825},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4703904390335083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4520421624183655},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.4500289261341095},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41962963342666626},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4038079082965851},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37328821420669556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3313950300216675},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.28531304001808167},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2292948067188263},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.08548781275749207}],"concepts":[{"id":"https://openalex.org/C15485314","wikidata":"https://www.wikidata.org/wiki/Q467463","display_name":"Varicap","level":4,"score":0.7929908037185669},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5770480632781982},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5408170819282532},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.47698622941970825},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4703904390335083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4520421624183655},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.4500289261341095},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41962963342666626},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4038079082965851},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37328821420669556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3313950300216675},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.28531304001808167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2292948067188263},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.08548781275749207},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3037881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3037881","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320721","display_name":"Council of Scientific and Industrial Research, India","ror":"https://ror.org/021wm7p51"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1560300163","https://openalex.org/W2006092388","https://openalex.org/W2044443802","https://openalex.org/W2073042933","https://openalex.org/W2108324407","https://openalex.org/W2115194774","https://openalex.org/W2118565267","https://openalex.org/W2123654775","https://openalex.org/W2142069748","https://openalex.org/W2200964337","https://openalex.org/W2323462472","https://openalex.org/W2609401991","https://openalex.org/W2914175193","https://openalex.org/W2943432184","https://openalex.org/W2945930465","https://openalex.org/W2967893078","https://openalex.org/W2979894602","https://openalex.org/W2985770880"],"related_works":["https://openalex.org/W1884805508","https://openalex.org/W2167942006","https://openalex.org/W1868847377","https://openalex.org/W1584220396","https://openalex.org/W2118058936","https://openalex.org/W228795134","https://openalex.org/W1992410928","https://openalex.org/W2060299899","https://openalex.org/W2363432092","https://openalex.org/W1545563668"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"a":[3,211],"variation-aware":[4],"design":[5,65,80,216],"methodology":[6,66,85,217],"for":[7,38,81,104,163,175,210,244],"high-performance":[8],"MOS-varactor":[9,60,105],"voltage-controlled":[10,183],"ring":[11],"oscillator":[12,184],"(MV-VCRO)":[13],"in":[14,48,136,178,246],"near-threshold-voltage":[15],"(NTV)":[16],"regime":[17,50],"is":[18,22,51,67,86,131,134,208],"proposed.":[19],"The":[20,63,84,148],"MV-VCRO":[21,118],"suitable":[23],"because":[24],"it":[25],"eliminates":[26],"series-stack":[27],"transistors":[28],"and":[29,42,59,69,89,107,133,138,144,182,204],"generates":[30],"rail-to-rail":[31],"swing.":[32],"For":[33],"the":[34,79,112,123,151,176,215,220,224,228],"first":[35],"time,":[36],"delay-models":[37],"conventional,":[39,164],"bulk-driven":[40],"(BD),":[41],"dynamic-threshold":[43],"(DT)":[44],"MV-VCROs":[45],"considering":[46,111],"nonlinearity":[47],"NTV":[49],"presented":[52,209],"using":[53,142,199],"effective":[54],"drive":[55],"current":[56],"(":[57,154],"Ieff)":[58],"capacitance":[61],"models.":[62],"proposed":[64],"intuitive":[68],"considers":[70],"process-voltage-temperature":[71],"(PVT)":[72],"variations":[73,188,243],"at":[74,98],"an":[75,157,190],"initial":[76],"stage":[77],"of":[78,114,159,192,227,234],"width-length":[82],"optimization.":[83],"highly":[87],"efficient":[88],"does":[90],"not":[91],"require":[92],"performing":[93],"time-consuming":[94],"Monte-Carlo":[95],"(MC)":[96],"simulations":[97,141],"post-layout":[99],"stages.":[100],"Look-up":[101],"tables":[102],"(LUTs)":[103],"average-capacitances,":[106],"Ieffare":[108],"generated":[109],"while":[110,121],"regions":[113],"device":[115],"operation":[116],"during":[117],"output-node":[119],"transitions":[120],"extracting":[122],"model":[124],"parameters":[125],"from":[126],"one-time":[127],"simulations.":[128,197],"This":[129,238],"approach":[130],"physics/topology-based":[132],"verified":[135],"HSPICE":[137],"Sentaurus":[139],"2-D-TCAD":[140],"STM65nm":[143],"32":[145],"nm,":[146],"respectively.":[147,167],"Ieff-models":[149],"predict":[150],"oscillation":[152],"frequency":[153],"fOSC)":[155],"with":[156,186,189],"accuracy":[158],"97%,":[160],"96%,":[161],"97%":[162],"BD,":[165],"DT-MV-VCRO,":[166],"Furthermore,":[168,198],"our":[169],"estimated":[170],"LUT-":[171],"Ieff-capacitance":[172],"models":[173],"account":[174],"change":[177],"fOSC,":[179],"tuning":[180],"range,":[181],"(VCO)-gain":[185],"PVT":[187,242],"accuracy-efficiency":[191],"96%-99%":[193],"compared":[194],"to":[195,231,241],"MC":[196],"LUTs,":[200],"phase-noise,":[201],"power":[202],"consumption,":[203],"layout-area":[205],"optimization":[206],"technique":[207],"particular":[212],"fOSC.":[213],"Finally,":[214],"ensures":[218,239],"that":[219],"desired":[221],"fOSCis":[222],"within":[223],"\u201clinear\u201d":[225],"range":[226],"VCO's-gain":[229],"due":[230],"statistical":[232],"variation":[233],"Vth,":[235],"VDD,":[236],"etc.":[237],"resilience":[240],"NTV-VCO":[245],"linear":[247],"feedback":[248],"systems.":[249]},"counts_by_year":[{"year":2022,"cited_by_count":3}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}