{"id":"https://openalex.org/W3093608050","doi":"https://doi.org/10.1109/tcad.2020.3032625","title":"Three-Input Gates for Logic Synthesis","display_name":"Three-Input Gates for Logic Synthesis","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3093608050","doi":"https://doi.org/10.1109/tcad.2020.3032625","mag":"3093608050"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3032625","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3032625","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9540731/09233431.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/43/9540731/09233431.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076476884","display_name":"Dewmini Sudara Marakkalage","orcid":"https://orcid.org/0000-0002-4438-307X"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Dewmini Sudara Marakkalage","raw_affiliation_strings":["Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033842260","display_name":"Eleonora Testa","orcid":"https://orcid.org/0000-0003-1114-8476"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Eleonora Testa","raw_affiliation_strings":["Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011120024","display_name":"Heinz Riener","orcid":"https://orcid.org/0000-0003-1527-7160"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Heinz Riener","raw_affiliation_strings":["Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I134446601","display_name":"Berkeley College","ror":"https://ror.org/02xewxa75","country_code":"US","type":"education","lineage":["https://openalex.org/I134446601"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["UC Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084007478","display_name":"Mathias Soeken","orcid":"https://orcid.org/0000-0002-0229-8766"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mathias Soeken","raw_affiliation_strings":["Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5076476884"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.1675,"has_fulltext":true,"cited_by_count":23,"citation_normalized_percentile":{"value":0.90432181,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"40","issue":"10","first_page":"2184","last_page":"2188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6124128699302673},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5879100561141968},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.4903261959552765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45988357067108154},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.44901251792907715},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4468110203742981},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4325530230998993},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.4272249639034271},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4126478135585785},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.37670978903770447},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3477984070777893},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3416140675544739},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.3361695110797882},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.31673574447631836},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2330392301082611},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19103938341140747},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.05987703800201416},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.058165162801742554}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6124128699302673},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5879100561141968},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.4903261959552765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45988357067108154},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.44901251792907715},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4468110203742981},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4325530230998993},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.4272249639034271},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4126478135585785},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.37670978903770447},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3477984070777893},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3416140675544739},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.3361695110797882},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.31673574447631836},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2330392301082611},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19103938341140747},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.05987703800201416},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.058165162801742554},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2020.3032625","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3032625","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9540731/09233431.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:283282","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/283282","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},{"id":"pmh:oai:infoscience.epfl.ch:289179","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/289179","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2020.3032625","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3032625","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9540731/09233431.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3592851222","display_name":null,"funder_award_id":"200021-169084 MAJesty","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G4836148144","display_name":null,"funder_award_id":"20002","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5256785375","display_name":null,"funder_award_id":"200021-","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5758087479","display_name":null,"funder_award_id":"2867.001","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G6653270859","display_name":null,"funder_award_id":"200021-169084","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G863516141","display_name":"MAJesty: Logic Synthesis with Majority-Inverter Graphs","funder_award_id":"169084","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G993971353","display_name":null,"funder_award_id":"200021","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320320915","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3093608050.pdf","grobid_xml":"https://content.openalex.org/works/W3093608050.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W63099516","https://openalex.org/W1518705996","https://openalex.org/W1526394790","https://openalex.org/W1528837436","https://openalex.org/W1813681271","https://openalex.org/W1987293891","https://openalex.org/W2012170251","https://openalex.org/W2036887642","https://openalex.org/W2100465945","https://openalex.org/W2123710050","https://openalex.org/W2140975144","https://openalex.org/W2242458479","https://openalex.org/W2482661504","https://openalex.org/W2799013413","https://openalex.org/W2800719180","https://openalex.org/W2895125596","https://openalex.org/W2913953585","https://openalex.org/W2944997892","https://openalex.org/W4299487805","https://openalex.org/W6602591659"],"related_works":["https://openalex.org/W2063425181","https://openalex.org/W2077017336","https://openalex.org/W83199760","https://openalex.org/W2728195892","https://openalex.org/W1976822807","https://openalex.org/W2290310756","https://openalex.org/W4212898802","https://openalex.org/W1017999001","https://openalex.org/W1847991147","https://openalex.org/W2069653216"],"abstract_inverted_index":{"Most":[0],"logic":[1,9,16,20,30,85,102,167],"synthesis":[2,31],"algorithms":[3],"work":[4],"on":[5,35],"graph":[6],"representations":[7,194,204],"of":[8,50,96,101,110,140,156,181,205],"functions":[10,21,152],"with":[11,14,37,144],"nodes":[12,39],"associated":[13],"arbitrary":[15],"expressions":[17],"or":[18],"simple":[19],"and":[22,43,117,153,159],"iteratively":[23],"optimize":[24],"such":[25,40,141],"graphs.":[26],"While":[27],"recent":[28],"multilevel":[29],"efforts":[32],"focused":[33],"primarily":[34],"graphs":[36],"2-input":[38],"as":[41,60,99,200],"AND":[42],"OR":[44],"gates,":[45],"the":[46,56,61,93,111,137,166,177],"recently":[47],"proposed":[48],"paradigm":[49],"Majority-Inverter":[51],"Graphs":[52],"(MIGs)":[53],"instead":[54],"uses":[55],"3-input":[57,80,97,114,134],"Majority":[58],"gate":[59,135,168],"node":[62],"function.":[63],"As":[64],"this":[65,89,187],"technique":[66],"proved":[67],"to":[68,75,147,202],"be":[69],"a":[70,154],"success,":[71],"it":[72],"is":[73],"natural":[74],"ask:":[76],"are":[77,122,195],"there":[78],"other":[79],"gates":[81,98,107,142],"better":[82],"suited":[83],"for":[84],"synthesis?":[86],"Motivated":[87],"by":[88,189],"question,":[90],"we":[91,131],"investigate":[92],"relative":[94],"advantages":[95],"constituents":[100],"networks.":[103],"We":[104,163,184],"consider":[105],"representative":[106],"from":[108],"each":[109,133],"ten":[112],"nondegenerate":[113],"NPN":[115],"classes":[116],"study":[118],"how":[119],"powerful":[120],"they":[121],"at":[123],"representing":[124],"Boolean":[125,151,161],"functions.":[126,162],"Using":[127],"SAT-based":[128],"exact":[129],"synthesis,":[130],"evaluate":[132],"using":[136],"minimum":[138],"number":[139],"(together":[143],"inverters)":[145],"needed":[146],"synthesize":[148],"all":[149],"4-input":[150],"subset":[155],"frequent":[157],"5-input":[158],"6-input":[160],"show":[164],"that":[165,191],"Dot(x,y,z)":[169],"\\mathrel":[170,171],"\\mathop:=":[172],"x":[173],"\u2295(z":[174],"Vxy)":[175],"outperforms":[176],"rest":[178],"in":[179],"terms":[180],"expressive":[182],"power.":[183],"further":[185],"confirm":[186],"observation":[188],"showing":[190],"Dot-Inverter":[192],"Graph":[193],"more":[196],"than":[197],"14%":[198],"smaller":[199],"compared":[201],"MIG":[203],"EPFL":[206],"benchmarks.":[207]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}