{"id":"https://openalex.org/W3093788071","doi":"https://doi.org/10.1109/tcad.2020.3032619","title":"Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints","display_name":"Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3093788071","doi":"https://doi.org/10.1109/tcad.2020.3032619","mag":"3093788071"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3032619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3032619","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113333659","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0001-6773-6248"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","State Key Laboratory of ASIC and System, Fudan University, Shanghai~, China"],"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai~, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008250492","display_name":"Yen-Yi Wu","orcid":"https://orcid.org/0000-0002-3574-2552"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yen-Yi Wu","raw_affiliation_strings":["University of California at San Diego, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California at San Diego, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113333659"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":1.2329,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.79683261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"40","issue":"10","first_page":"2128","last_page":"2141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.550314724445343},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.49334731698036194},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.45331668853759766},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45052725076675415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4284886419773102},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.42267054319381714},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4225970208644867},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42082759737968445},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39193403720855713},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3702242970466614},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3611711263656616},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.26633042097091675},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.24066272377967834},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18186193704605103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16999855637550354},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.14859303832054138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1326856017112732},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12121206521987915},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.11690807342529297}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.550314724445343},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.49334731698036194},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45331668853759766},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45052725076675415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4284886419773102},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.42267054319381714},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4225970208644867},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42082759737968445},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39193403720855713},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3702242970466614},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3611711263656616},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.26633042097091675},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.24066272377967834},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18186193704605103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16999855637550354},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.14859303832054138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1326856017112732},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12121206521987915},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.11690807342529297},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3032619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3032619","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.6600000262260437}],"awards":[{"id":"https://openalex.org/G1738614693","display_name":null,"funder_award_id":"MOST 106-2221-E-002-203-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G3144420741","display_name":null,"funder_award_id":"MOST 104-2221-E-002-132-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G4023468788","display_name":null,"funder_award_id":"MOST 105-2221-E-002-190- MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G506419027","display_name":null,"funder_award_id":"61977017","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5641985053","display_name":null,"funder_award_id":"MOST 106-2911-I-002-511","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G7845710452","display_name":null,"funder_award_id":"MOST 103-2221-E-002-259-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320317160","display_name":"AnaGlobe","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"},{"id":"https://openalex.org/F4320322589","display_name":"Taiwan Semiconductor Manufacturing Company","ror":"https://ror.org/02wx79d08"},{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W616326448","https://openalex.org/W653285986","https://openalex.org/W1518071186","https://openalex.org/W1977545325","https://openalex.org/W2022147648","https://openalex.org/W2025163728","https://openalex.org/W2060631289","https://openalex.org/W2078153138","https://openalex.org/W2104680817","https://openalex.org/W2114136290","https://openalex.org/W2131862714","https://openalex.org/W2146232231","https://openalex.org/W2162051978","https://openalex.org/W2167190617","https://openalex.org/W2342916071","https://openalex.org/W2398997130","https://openalex.org/W2407716185","https://openalex.org/W2584186471","https://openalex.org/W2588595212","https://openalex.org/W2625242388","https://openalex.org/W2774932097","https://openalex.org/W2775149682","https://openalex.org/W2899615972","https://openalex.org/W3038027991","https://openalex.org/W3145128584","https://openalex.org/W4213060235","https://openalex.org/W4234143391","https://openalex.org/W4244148680","https://openalex.org/W4246219036","https://openalex.org/W4246276176","https://openalex.org/W4247881338","https://openalex.org/W4254095899","https://openalex.org/W4301118674","https://openalex.org/W6665670167","https://openalex.org/W6676886990","https://openalex.org/W6683755625","https://openalex.org/W6780167222"],"related_works":["https://openalex.org/W2028024605","https://openalex.org/W2288630566","https://openalex.org/W2767525681","https://openalex.org/W2625550807","https://openalex.org/W2496161296","https://openalex.org/W1482618134","https://openalex.org/W2350861899","https://openalex.org/W2134166984","https://openalex.org/W2993658294","https://openalex.org/W4318832445"],"abstract_inverted_index":{"Mixed-cell-height":[0],"circuits":[1],"have":[2],"prevailed":[3],"in":[4,25,33,156,181],"advanced":[5],"technology":[6],"to":[7,30,54,110,160],"address":[8],"various":[9],"design":[10],"requirements.":[11],"Along":[12],"with":[13,40],"device":[14],"scaling,":[15],"complex":[16],"minimum-implant-area":[17],"(MIA)":[18],"constraints":[19],"arise":[20],"as":[21],"an":[22,118],"emerging":[23],"challenge":[24],"modern":[26],"circuit":[27],"designs,":[28],"adding":[29],"the":[31,78,101],"difficulties":[32],"mixed-cell-height":[34,47,79,141,169],"placement.":[35],"Existing":[36],"MIA-aware":[37],"detailed":[38,80,170],"placement":[39,81],"single-row-height":[41],"standard":[42],"cells":[43,99,153,180],"is":[44],"insufficient":[45],"for":[46,123,130,139],"designs:":[48],"1)":[49],"filler":[50],"insertion,":[51],"typically":[52],"used":[53],"resolve":[55],"MIA":[56,73,88,194],"violations,":[57],"might":[58],"incur":[59],"unaffordable":[60],"area":[61,199],"and":[62,65,86,105,127,164],"wirelength":[63],"overheads":[64],"2)":[66],"mixed-height-cell":[67],"perturbation":[68],"could":[69],"cause":[70],"severe":[71],"inter-row":[72,87,175],"violations.":[74],"This":[75],"article":[76],"addresses":[77],"problem":[82,143],"considering":[83],"both":[84],"intra-":[85],"constraints.":[89],"We":[90],"first":[91],"fix":[92,161,174],"intrarow":[93],"violations":[94,163,176,195],"by":[95,116,177],"clustering":[96],"violating":[97,152,179],"mixed-height":[98],"of":[100],"same":[102],"threshold":[103],"voltage,":[104],"then":[106],"perturb":[107],"each":[108],"cluster":[109],"obtain":[111],"a":[112,124,134,140,148],"desired":[113],"cell":[114,162],"permutation":[115],"applying":[117],"efficient,":[119],"optimal":[120],"dynamic-programming-based":[121],"algorithm":[122,189],"special":[125],"case":[126],"Algorithm":[128],"DLX":[129],"general":[131],"ones,":[132],"where":[133],"provably":[135],"constant":[136],"performance":[137],"ratio":[138],"reshaping":[142],"can":[144,190],"be":[145],"achieved.":[146],"With":[147],"network-flow-based":[149],"formulation,":[150],"remaining":[151],"are":[154],"placed":[155],"appropriate":[157],"filler-insertion":[158],"positions":[159],"minimize":[165],"area.":[166],"After":[167],"performing":[168],"placement,":[171],"we":[172],"finally":[173],"shifting":[178],"minimum":[182],"displacement.":[183],"Experimental":[184],"results":[185],"show":[186],"that":[187],"our":[188],"efficiently":[191],"solve":[192],"all":[193],"without":[196],"any":[197],"extra":[198],"overhead.":[200]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}