{"id":"https://openalex.org/W3087976346","doi":"https://doi.org/10.1109/tcad.2020.3025068","title":"An LDE-Aware <i>g</i> <sub> <i>m</i> </sub>/<i>I</i> <sub> <i>D</i> </sub>-Based Hybrid Sizing Method for Analog Integrated Circuits","display_name":"An LDE-Aware <i>g</i> <sub> <i>m</i> </sub>/<i>I</i> <sub> <i>D</i> </sub>-Based Hybrid Sizing Method for Analog Integrated Circuits","publication_year":2020,"publication_date":"2020-09-18","ids":{"openalex":"https://openalex.org/W3087976346","doi":"https://doi.org/10.1109/tcad.2020.3025068","mag":"3087976346"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3025068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3025068","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009347758","display_name":"Tuotian Liao","orcid":"https://orcid.org/0000-0003-0294-6804"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tuotian Liao","raw_affiliation_strings":["Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John's, NL, Canada"],"raw_orcid":"https://orcid.org/0000-0003-0294-6804","affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","institution_ids":["https://openalex.org/I130438778"]},{"raw_affiliation_string":"Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John's, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John's, NL, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2946-8072","affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","institution_ids":["https://openalex.org/I130438778"]},{"raw_affiliation_string":"Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John's, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":0.8075,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.72350461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"40","issue":"8","first_page":"1511","last_page":"1524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7398345470428467},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5721110105514526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4833607077598572},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4787851572036743},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4544057250022888},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42213353514671326},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.339499294757843},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30304208397865295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2721450924873352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20463696122169495},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15809133648872375},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.09695163369178772}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7398345470428467},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5721110105514526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4833607077598572},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4787851572036743},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4544057250022888},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42213353514671326},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.339499294757843},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30304208397865295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2721450924873352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20463696122169495},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15809133648872375},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.09695163369178772},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3025068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3025068","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320995","display_name":"Canada Foundation for Innovation","ror":"https://ror.org/000az4664"},{"id":"https://openalex.org/F4320322500","display_name":"Research and Development Corporation of Newfoundland and Labrador","ror":"https://ror.org/05rjdm522"},{"id":"https://openalex.org/F4320323319","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W22126472","https://openalex.org/W53499804","https://openalex.org/W1491736101","https://openalex.org/W1602353090","https://openalex.org/W1831130662","https://openalex.org/W1899813288","https://openalex.org/W1947575180","https://openalex.org/W1980284003","https://openalex.org/W2003092850","https://openalex.org/W2023347947","https://openalex.org/W2044500638","https://openalex.org/W2067544246","https://openalex.org/W2100882222","https://openalex.org/W2106476087","https://openalex.org/W2111776955","https://openalex.org/W2114490265","https://openalex.org/W2136848459","https://openalex.org/W2152293425","https://openalex.org/W2155183153","https://openalex.org/W2155675690","https://openalex.org/W2166359146","https://openalex.org/W2167034725","https://openalex.org/W2332691800","https://openalex.org/W2475898412","https://openalex.org/W2514038949","https://openalex.org/W2588897393","https://openalex.org/W2750546433","https://openalex.org/W2795315247","https://openalex.org/W2799971163","https://openalex.org/W2800869073","https://openalex.org/W2801467633","https://openalex.org/W2905247075","https://openalex.org/W4238577093","https://openalex.org/W4240011581","https://openalex.org/W4244194021","https://openalex.org/W6600849004","https://openalex.org/W6635817905","https://openalex.org/W6638598875","https://openalex.org/W6639580983","https://openalex.org/W6640606685","https://openalex.org/W6645303437","https://openalex.org/W6682627371","https://openalex.org/W6683077198"],"related_works":["https://openalex.org/W2354062721","https://openalex.org/W2143653019","https://openalex.org/W2778005379","https://openalex.org/W833254057","https://openalex.org/W3124753085","https://openalex.org/W2060335344","https://openalex.org/W1534842550","https://openalex.org/W2392769500","https://openalex.org/W3045957515","https://openalex.org/W3144655771"],"abstract_inverted_index":{"Layout-dependent":[0],"effects":[1],"(LDEs)":[2],"have":[3],"become":[4],"increasingly":[5],"more":[6,151],"important":[7],"in":[8,54,64,185],"the":[9,55,65,69,83,96,103,111,132,136,139,146],"synthesis":[10],"of":[11,31,113,119,131,181],"analog":[12,25,187],"integrated":[13,128],"circuits.":[14],"In":[15,68,135],"this":[16],"article,":[17],"a":[18,117],"two-phase":[19],"hybrid":[20],"sizing":[21,63,133,141,188],"method":[22],"for":[23,48],"high-performance":[24],"circuits":[26],"is":[27,75,164],"proposed.":[28],"It":[29],"consists":[30],"g":[32,84],"<sub":[33,38,85,90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[34,39,86,91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[35,87],"/":[36,88],"I":[37,89],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">D</sub>":[40,92],"-based":[41],"device":[42,73],"characterization,":[43],"circuit":[44],"modeling,":[45],"sensitivity-based":[46],"constraints":[47,124],"LDEs,":[49],"mixed-integer":[50],"nonlinear":[51],"programming":[52],"(MINLP)":[53],"first":[56,70],"phase,":[57,71,138],"and":[58,122,171],"many-objective":[59],"evolutionary":[60],"algorithm":[61],"(many-OEA)-based":[62],"second":[66,137],"phase.":[67],"accurate":[72],"characterization":[74],"handled":[76],"with":[77,110],"little":[78],"modeling":[79,130],"effort":[80],"thanks":[81],"to":[82,102,167],"design":[93],"methodology.":[94],"Then,":[95],"LDE":[97,147],"parameters":[98,148],"that":[99],"are":[100,107],"linked":[101],"normalized":[104],"dc":[105],"current":[106],"further":[108,144],"optimized":[109],"aid":[112],"sensitivity":[114],"analysis.":[115],"Thus,":[116],"variety":[118],"electrical,":[120],"geometrical,":[121],"LDE-related":[123],"can":[125,143],"be":[126],"conveniently":[127],"into":[129],"problem.":[134],"many-OEA-based":[140],"refiner":[142],"optimize":[145],"by":[149],"using":[150],"detailed":[152],"layout":[153],"information":[154],"via":[155],"our":[156,182],"proposed":[157,183],"model.":[158],"A":[159],"new":[160],"floorplan":[161],"variation":[162],"scheme":[163],"also":[165],"applied":[166],"improve":[168],"computation":[169],"efficiency":[170],"enhance":[172],"optimization":[173],"effectiveness.":[174],"The":[175],"experimental":[176],"results":[177],"demonstrate":[178],"high":[179],"efficacy":[180],"methodology":[184],"LDE-aware":[186],"optimization.":[189]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}