{"id":"https://openalex.org/W3084340075","doi":"https://doi.org/10.1109/tcad.2020.3022345","title":"DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs","display_name":"DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs","publication_year":2020,"publication_date":"2020-09-08","ids":{"openalex":"https://openalex.org/W3084340075","doi":"https://doi.org/10.1109/tcad.2020.3022345","mag":"3084340075"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3022345","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3022345","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100614575","display_name":"Jinyu Wang","orcid":"https://orcid.org/0000-0002-9449-3453"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jinyu Wang","raw_affiliation_strings":["School of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100670036","display_name":"Yifei Kang","orcid":"https://orcid.org/0000-0002-1973-4384"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yifei Kang","raw_affiliation_strings":["School of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029236990","display_name":"Weiguo Wu","orcid":"https://orcid.org/0000-0002-1179-3435"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguo Wu","raw_affiliation_strings":["School of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072780737","display_name":"Guoliang Xing","orcid":"https://orcid.org/0000-0003-1772-7751"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoliang Xing","raw_affiliation_strings":["Department of Information Engineering, Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082120743","display_name":"Linlin Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linlin Tu","raw_affiliation_strings":["Department of Computer Science and Engineering, Michigan State University, East Lansing, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100614575"],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":0.5137,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.64925587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"40","issue":"8","first_page":"1613","last_page":"1625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8731024265289307},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.758211612701416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6981664896011353},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6917580962181091},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6688249111175537},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.42955532670021057},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4194043278694153},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41697216033935547},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36004945635795593},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35531121492385864},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30933457612991333}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8731024265289307},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.758211612701416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6981664896011353},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6917580962181091},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6688249111175537},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.42955532670021057},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4194043278694153},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41697216033935547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36004945635795593},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35531121492385864},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30933457612991333},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3022345","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3022345","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G6360851788","display_name":null,"funder_award_id":"61672423","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W92551552","https://openalex.org/W165160209","https://openalex.org/W2005306165","https://openalex.org/W2005730042","https://openalex.org/W2019168206","https://openalex.org/W2022830573","https://openalex.org/W2034729118","https://openalex.org/W2111034061","https://openalex.org/W2111713218","https://openalex.org/W2113341980","https://openalex.org/W2120785033","https://openalex.org/W2131455863","https://openalex.org/W2154462472","https://openalex.org/W2154940055","https://openalex.org/W2165757198","https://openalex.org/W2268762552","https://openalex.org/W2399857432","https://openalex.org/W2602714527","https://openalex.org/W2802802828","https://openalex.org/W2967345894","https://openalex.org/W4243796313","https://openalex.org/W6682747291"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2034458695","https://openalex.org/W2340647897","https://openalex.org/W1541284233","https://openalex.org/W2500205862","https://openalex.org/W1569711686","https://openalex.org/W2808484818","https://openalex.org/W2129154773"],"abstract_inverted_index":{"Nowadays,":[0],"field-programmable":[1],"gate":[2],"array":[3],"(FPGA)":[4],"devices":[5],"have":[6],"been":[7,145],"widely":[8],"used":[9,121],"in":[10,63],"various":[11],"fields.":[12],"However,":[13],"modules":[14],"of":[15,39,48,110,152,182],"circuits":[16],"to":[17,33,78,95,122,135,169,208,229],"be":[18,162],"executed":[19],"on":[20,149,178,215],"FPGAs":[21],"are":[22,61,236],"placed":[23],"within":[24,74],"rectangular":[25,76,90,170],"reconfigurable":[26,159],"regions":[27],"(RRs)":[28],"with":[29,201],"current":[30],"floorplanners,":[31],"leading":[32],"internal":[34,80],"fragments,":[35],"and":[36,50,91,108,132,222,228],"lower":[37],"utilization":[38,131],"resources.":[40],"To":[41],"address":[42],"this,":[43],"a":[44,75,100,137,216],"dynamic":[45,55,68],"description":[46,69],"model":[47],"RRs":[49],"the":[51,85,97,111,115,129,179,203,230],"corresponding":[52],"floorplanner":[53],"named":[54],"union":[56],"partial":[57],"reconfiguration":[58],"floorplan":[59],"(DUPRFloor)":[60],"proposed":[62,142],"this":[64,83],"article.":[65],"The":[66,141,173],"RR":[67,77],"modeling":[70,86,171],"adds":[71],"an":[72,124],"anchor":[73],"reduce":[79,194],"fragments.":[81],"In":[82],"way,":[84],"can":[87,161,193],"represent":[88],"both":[89],"nonrectangular":[92],"shapes.":[93],"Then,":[94],"find":[96],"optimal":[98],"anchor,":[99],"clipping":[101],"method":[102,143],"is":[103,120,175,213],"devised":[104],"by":[105,147],"constraining":[106],"width":[107],"height":[109],"candidate":[112],"region.":[113],"Finally,":[114],"mixed-integer":[116],"linear":[117],"programming":[118],"(MILP)":[119],"optimize":[123],"objective":[125],"function":[126],"which":[127],"considers":[128],"resources":[130,160],"communication":[133],"costs":[134],"obtain":[136],"desirable":[138],"floorplanning":[139],"result.":[140],"has":[144],"validated":[146,177],"simulation":[148],"three":[150],"kinds":[151],"devices.":[153],"And":[154],"experimental":[155],"results":[156],"show":[157,190],"that":[158,191],"saved":[163,237],"as":[164,166],"much":[165],"19.16%":[167],"compared":[168,207],"method.":[172],"DUPRFloor":[174,192],"also":[176],"Microelectronics":[180],"Center":[181],"North":[183],"Carolina":[184],"standard":[185],"benchmark":[186],"data":[187],"sets.":[188],"Results":[189],"18.65%":[195],"global":[196],"wire":[197],"length":[198],"at":[199,238],"most":[200],"almost":[202],"same":[204],"execution":[205],"time":[206],"state-of-the-art":[209],"algorithms.":[210],"Our":[211],"approach":[212],"tested":[214],"FPGA":[217],"implemented":[218],"software-defined":[219],"radio":[220],"(SDR)":[221],"reduced":[223],"29.41%":[224],"wasted":[225],"configurable":[226,234],"frames,":[227],"overall":[231],"design,":[232],"2%":[233],"frames":[235],"most.":[239]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}