{"id":"https://openalex.org/W3048650898","doi":"https://doi.org/10.1109/tcad.2020.3015443","title":"Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits","display_name":"Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits","publication_year":2020,"publication_date":"2020-08-10","ids":{"openalex":"https://openalex.org/W3048650898","doi":"https://doi.org/10.1109/tcad.2020.3015443","mag":"3048650898"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3015443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3015443","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089487764","display_name":"Jingjing Guo","orcid":"https://orcid.org/0000-0002-1031-9416"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jingjing Guo","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046599843","display_name":"Peng Cao","orcid":"https://orcid.org/0000-0003-2039-9031"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024569751","display_name":"Mengxiao Li","orcid":"https://orcid.org/0009-0009-4619-0165"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengxiao Li","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030893320","display_name":"Yu Gong","orcid":"https://orcid.org/0000-0002-2736-4635"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Gong","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079695261","display_name":"Zhiyuan Liu","orcid":"https://orcid.org/0000-0003-0775-9100"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyuan Liu","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050258377","display_name":"Geng Bai","orcid":"https://orcid.org/0000-0002-8293-2797"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Geng Bai","raw_affiliation_strings":["Shenzhen Giga Design Automation Inc., ShenZhen, China"],"affiliations":[{"raw_affiliation_string":"Shenzhen Giga Design Automation Inc., ShenZhen, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5089487764"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.61136988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"40","issue":"5","first_page":"931","last_page":"944"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5755814909934998},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.570671558380127},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.4450080096721649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44422098994255066},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.4298364818096161},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4135757088661194},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.40837353467941284},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3921501934528351},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3819350004196167},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3604829013347626},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.34768742322921753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31954801082611084},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3137796223163605},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.23941341042518616},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18664661049842834},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14863404631614685},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10553944110870361}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5755814909934998},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.570671558380127},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4450080096721649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44422098994255066},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.4298364818096161},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4135757088661194},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.40837353467941284},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3921501934528351},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3819350004196167},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3604829013347626},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.34768742322921753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31954801082611084},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3137796223163605},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.23941341042518616},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18664661049842834},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14863404631614685},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10553944110870361},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3015443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3015443","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4329224474","display_name":null,"funder_award_id":"2019YFB2205004","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G7442261201","display_name":null,"funder_award_id":"61834002","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W750363462","https://openalex.org/W1828746609","https://openalex.org/W1847530274","https://openalex.org/W1974982221","https://openalex.org/W1975400387","https://openalex.org/W1997782294","https://openalex.org/W1998525920","https://openalex.org/W2004113442","https://openalex.org/W2029821054","https://openalex.org/W2030257954","https://openalex.org/W2033540008","https://openalex.org/W2044350388","https://openalex.org/W2066324432","https://openalex.org/W2069471336","https://openalex.org/W2070623495","https://openalex.org/W2097579177","https://openalex.org/W2121147609","https://openalex.org/W2135880741","https://openalex.org/W2140823559","https://openalex.org/W2160859600","https://openalex.org/W2472778468","https://openalex.org/W2593061314","https://openalex.org/W2604956773","https://openalex.org/W2614866524","https://openalex.org/W2735614144","https://openalex.org/W3144573847","https://openalex.org/W4229627167","https://openalex.org/W6644048280"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2020200124","https://openalex.org/W1691923927","https://openalex.org/W2380365775","https://openalex.org/W4238419543","https://openalex.org/W2182628752","https://openalex.org/W2206152988","https://openalex.org/W1804063983","https://openalex.org/W2615230521","https://openalex.org/W2134944363"],"abstract_inverted_index":{"The":[0,26,163],"subthreshold":[1,68],"circuit":[2],"is":[3,16,32],"a":[4,17,58,120,213],"practical":[5],"design":[6],"style":[7],"for":[8,66,155],"the":[9,21,42,67,72,82,127,182,199],"ultralow-power":[10],"applications,":[11],"but":[12],"its":[13],"timing":[14],"estimation":[15],"challenge":[18],"due":[19],"to":[20,51,238],"increasing":[22],"local":[23,64],"variation":[24,28,39,65,102,106],"effects.":[25],"delay":[27,61,90,101,138,219],"of":[29,36,74,129,134,166,185,226],"adjacent":[30,86],"gates":[31],"not":[33],"independent":[34],"because":[35],"input":[37,97,108,136],"slew":[38,83,93,109],"caused":[40],"by":[41,88,125,198],"precedent":[43],"gate,":[44],"so":[45],"their":[46],"correlation":[47],"effects":[48],"are":[49,152,171,193],"difficult":[50],"model":[52,62,94,103],"and":[53,76,91,99,107,131,144,147,160,175,190,196,220,222,233],"estimate.":[54],"This":[55],"article":[56],"proposes":[57],"semi-analytical":[59],"statistical":[60],"considering":[63],"region,":[69],"that":[70],"is,":[71],"combination":[73],"analytical":[75,180],"simulation-based":[77],"method.":[78],"First,":[79],"it":[80,112,211],"decorrelates":[81],"influence":[84],"between":[85],"stages":[87],"dividing":[89,100],"output":[92,141],"into":[95,104,116],"fast/slow":[96],"cases":[98],"process":[105],"variation.":[110],"Then,":[111],"can":[113],"be":[114],"applied":[115],"multi-PVT":[117],"conditions":[118],"with":[119,140,178,207],"one-time":[121],"SPICE":[122],"nominal":[123],"simulation":[124],"analyzing":[126],"independence":[128],"variability":[130,133],"relative":[132],"step":[135],"gate":[137],"variance":[139,167],"load":[142],"capacitance":[143],"process,":[145],"voltage,":[146],"temperature":[148],"(PVT).":[149],"Finally,":[150],"experiments":[151],"carried":[153],"out":[154],"different":[156,169],"benchmarks,":[157],"processes,":[158],"voltages,":[159],"temperatures":[161],"(BPVTs).":[162],"average":[164],"errors":[165],"on":[168],"BPVTs":[170],"4.8%,":[172],"3.1%,":[173],"4.0%,":[174],"4.7%.":[176],"Compared":[177,206],"other":[179],"works,":[181],"accuracies'":[183],"improvements":[184],"three":[186,224],"metrics":[187],"(variance,":[188],"variability,":[189],"max":[191,217],"delay)":[192],"8.3\u00d7,":[194],"9.6\u00d7,":[195],"2.7\u00d7":[197],"mean":[200],"error":[201,215],"at":[202,240],"all":[203,241],"test":[204,242],"benchmarks.":[205,243],"industrial":[208],"method":[209],"LVF,":[210],"has":[212],"comparable":[214],"in":[216,230],"path":[218],"runtime,":[221],"less":[223],"orders":[225],"magnitudes":[227],"than":[228],"LVF":[229],"characterization":[231],"time":[232],"stored":[234],"data":[235],"(from":[236],"TB":[237],"GB)":[239]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}