{"id":"https://openalex.org/W3091770080","doi":"https://doi.org/10.1109/tcad.2020.3012266","title":"Polyhedral Compilation for Racetrack Memories","display_name":"Polyhedral Compilation for Racetrack Memories","publication_year":2020,"publication_date":"2020-10-07","ids":{"openalex":"https://openalex.org/W3091770080","doi":"https://doi.org/10.1109/tcad.2020.3012266","mag":"3091770080"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3012266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3012266","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090070224","display_name":"Asif Ali Khan","orcid":"https://orcid.org/0000-0002-5130-9855"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Asif Ali Khan","raw_affiliation_strings":["Chair for Compiler Construction, TU Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5130-9855","affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction, TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008461373","display_name":"Hauke Mewes","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hauke Mewes","raw_affiliation_strings":["Chair for Compiler Construction, TU Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction, TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055618037","display_name":"Tobias Grosser","orcid":"https://orcid.org/0000-0003-3874-6003"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Tobias Grosser","raw_affiliation_strings":["Scalable Parallel Computing Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-3874-6003","affiliations":[{"raw_affiliation_string":"Scalable Parallel Computing Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026990786","display_name":"Torsten Hoefler","orcid":"https://orcid.org/0000-0002-1333-9797"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Torsten Hoefler","raw_affiliation_strings":["Scalable Parallel Computing Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Scalable Parallel Computing Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Chair for Compiler Construction, TU Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5007-445X","affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction, TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1243,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87758839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"39","issue":"11","first_page":"3968","last_page":"3980"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8025406002998352},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6303445100784302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5472750663757324},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5347306728363037},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5156601667404175},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5109187960624695},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4988279342651367},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4485052824020386},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44532835483551025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4262024164199829},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41613125801086426},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.41167688369750977},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3774026334285736},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34346774220466614},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2964330315589905},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.2800184190273285},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27695152163505554}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8025406002998352},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6303445100784302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5472750663757324},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5347306728363037},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5156601667404175},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5109187960624695},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4988279342651367},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4485052824020386},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44532835483551025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4262024164199829},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41613125801086426},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.41167688369750977},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3774026334285736},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34346774220466614},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2964330315589905},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.2800184190273285},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27695152163505554},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3012266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3012266","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":63,"referenced_works":["https://openalex.org/W1558370006","https://openalex.org/W1782174992","https://openalex.org/W1935056755","https://openalex.org/W1970141743","https://openalex.org/W1971429397","https://openalex.org/W2004823737","https://openalex.org/W2005242923","https://openalex.org/W2015241713","https://openalex.org/W2017836239","https://openalex.org/W2034761517","https://openalex.org/W2039762410","https://openalex.org/W2070961300","https://openalex.org/W2071110673","https://openalex.org/W2074559757","https://openalex.org/W2076517649","https://openalex.org/W2077143534","https://openalex.org/W2078760460","https://openalex.org/W2079103493","https://openalex.org/W2102667333","https://openalex.org/W2102976251","https://openalex.org/W2107715790","https://openalex.org/W2141280299","https://openalex.org/W2151764765","https://openalex.org/W2153826642","https://openalex.org/W2293405513","https://openalex.org/W2313799937","https://openalex.org/W2320746669","https://openalex.org/W2364162979","https://openalex.org/W2526202524","https://openalex.org/W2576037784","https://openalex.org/W2604449259","https://openalex.org/W2606963276","https://openalex.org/W2753463544","https://openalex.org/W2759062045","https://openalex.org/W2768057307","https://openalex.org/W2786320458","https://openalex.org/W2788464413","https://openalex.org/W2793767356","https://openalex.org/W2891477368","https://openalex.org/W2898373684","https://openalex.org/W2899644485","https://openalex.org/W2913174568","https://openalex.org/W2955510233","https://openalex.org/W2955802807","https://openalex.org/W2962994391","https://openalex.org/W2969383588","https://openalex.org/W2969921993","https://openalex.org/W2971735931","https://openalex.org/W2979894481","https://openalex.org/W2983923412","https://openalex.org/W3011883497","https://openalex.org/W3013588319","https://openalex.org/W3036842261","https://openalex.org/W3041117144","https://openalex.org/W3100951578","https://openalex.org/W4249436712","https://openalex.org/W4255560897","https://openalex.org/W4256381683","https://openalex.org/W4288083819","https://openalex.org/W6642861834","https://openalex.org/W6697170967","https://openalex.org/W6732215895","https://openalex.org/W6736295056"],"related_works":["https://openalex.org/W2148966412","https://openalex.org/W3108993429","https://openalex.org/W4285245242","https://openalex.org/W2782503170","https://openalex.org/W2181858947","https://openalex.org/W2041174925","https://openalex.org/W1979830285","https://openalex.org/W2587873888","https://openalex.org/W2047684617","https://openalex.org/W4233816696"],"abstract_inverted_index":{"Traditional":[0],"memory":[1,30,35,106,114,122,144,232],"hierarchy":[2],"designs,":[3],"primarily":[4],"based":[5],"on":[6,121],"SRAM":[7],"and":[8,19,25,50,95,208,216],"DRAM,":[9],"become":[10],"increasingly":[11],"unsuitable":[12],"to":[13,38,62,75,129,171,177,199,228],"meet":[14,39],"the":[15,73,109,149,166,178,185,194],"performance,":[16],"energy,":[17],"bandwidth,":[18],"area":[20],"requirements":[21],"of":[22,187,214],"modern":[23],"embedded":[24],"high-performance":[26],"computer":[27],"systems.":[28],"Racetrack":[29],"(RTM),":[31],"an":[32,212],"emerging":[33],"nonvolatile":[34],"technology,":[36],"promises":[37],"these":[40,54],"conflicting":[41],"demands":[42],"by":[43,57,67,211],"offering":[44],"simultaneously":[45],"high":[46],"speed,":[47],"higher":[48],"density,":[49],"nonvolatility.":[51],"RTM":[52],"provides":[53],"efficiency":[55],"gains":[56],"not":[58],"providing":[59],"immediate":[60],"access":[61,97],"all":[63],"storage":[64],"locations,":[65,182],"but":[66],"instead":[68],"storing":[69],"data":[70,82],"sequentially":[71],"in":[72,105],"equivalent":[74],"nanoscale":[76],"tapes":[77],"called":[78],"tracks.":[79],"Before":[80],"any":[81],"can":[83],"be":[84,90],"accessed,":[85],"explicit":[86],"shift":[87],"operations":[88],"must":[89],"issued":[91],"that":[92,154,174,193,222],"cost":[93],"energy":[94,209],"increase":[96],"latency.":[98],"The":[99],"result":[100],"is":[101],"a":[102,118],"fundamental":[103],"change":[104],"performance":[107,207],"behavior:":[108],"address":[110],"distance":[111],"between":[112],"subsequent":[113],"accesses":[115,176],"now":[116],"has":[117],"linear":[119],"effect":[120],"performance.":[123],"While":[124],"there":[125],"are":[126],"first":[127,150],"techniques":[128,224],"optimize":[130],"programs":[131,158],"for":[132,161],"linear-latency":[133,162,231],"memories,":[134],"such":[135,234],"as":[136,235],"RTM,":[137],"existing":[138],"automatic":[139,151,223],"solutions":[140],"treat":[141],"only":[142],"scalar":[143],"accesses.":[145],"This":[146],"work":[147],"presents":[148],"compilation":[152,168],"framework":[153,169],"optimizes":[155],"static":[156],"loop":[157],"over":[159],"arrays":[160],"memories.":[163],"We":[164],"extend":[165],"polyhedral":[167],"Polly":[170],"generate":[172],"code":[173,196],"maximizes":[175],"same":[179],"or":[180],"consecutive":[181],"thereby":[183],"minimizing":[184],"number":[186],"shifts.":[188],"Our":[189,219],"experimental":[190],"results":[191,220],"show":[192,221],"optimized":[195],"incurs":[197],"up":[198],"85%":[200],"fewer":[201],"shifts":[202],"(average":[203],"41%),":[204],"improving":[205],"both":[206],"consumption":[210],"average":[213],"17.9%":[215],"39.8%,":[217],"respectively.":[218],"make":[225],"it":[226],"possible":[227],"effectively":[229],"program":[230],"architectures":[233],"RTM.":[236]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}