{"id":"https://openalex.org/W3045308820","doi":"https://doi.org/10.1109/tcad.2020.3010478","title":"Test Chips With Scan-Based Logic Arrays","display_name":"Test Chips With Scan-Based Logic Arrays","publication_year":2020,"publication_date":"2020-07-20","ids":{"openalex":"https://openalex.org/W3045308820","doi":"https://doi.org/10.1109/tcad.2020.3010478","mag":"3045308820"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3010478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3010478","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101623682","display_name":"Yu-Hsiang Chen","orcid":"https://orcid.org/0000-0002-7150-6741"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hsiang Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-7150-6741","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023022873","display_name":"Chia-Ming Hsu","orcid":"https://orcid.org/0000-0002-3327-7554"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Ming Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-3327-7554","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-6690-0074","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4162,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80969151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"40","issue":"4","first_page":"790","last_page":"802"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.7454980611801147},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6906951665878296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6068978309631348},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6017802953720093},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5514196753501892},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.521439254283905},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5044130086898804},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4884180426597595},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4719116985797882},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.41350260376930237},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41103285551071167},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36352044343948364},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.31539982557296753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21931740641593933},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18782883882522583},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13368579745292664},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11051082611083984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06765612959861755}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.7454980611801147},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6906951665878296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6068978309631348},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6017802953720093},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5514196753501892},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.521439254283905},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5044130086898804},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4884180426597595},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4719116985797882},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.41350260376930237},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41103285551071167},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36352044343948364},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.31539982557296753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21931740641593933},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18782883882522583},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13368579745292664},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11051082611083984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06765612959861755},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3010478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3010478","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2184549064","display_name":null,"funder_award_id":"106-2221-E-006-229-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1822750977","https://openalex.org/W1849928240","https://openalex.org/W2004516571","https://openalex.org/W2005741296","https://openalex.org/W2005960695","https://openalex.org/W2100027596","https://openalex.org/W2106192726","https://openalex.org/W2108914014","https://openalex.org/W2120391052","https://openalex.org/W2123072391","https://openalex.org/W2144310218","https://openalex.org/W2168662307","https://openalex.org/W2170615965","https://openalex.org/W2187831645","https://openalex.org/W2562269381","https://openalex.org/W2622465401","https://openalex.org/W2734950922","https://openalex.org/W6678015086"],"related_works":["https://openalex.org/W2060366923","https://openalex.org/W2408214455","https://openalex.org/W2139016517","https://openalex.org/W2012436574","https://openalex.org/W3140571500","https://openalex.org/W1993653991","https://openalex.org/W2543176856","https://openalex.org/W2620614665","https://openalex.org/W2569480541","https://openalex.org/W2543744537"],"abstract_inverted_index":{"This":[0],"article":[1],"proposes":[2],"a":[3,29],"scan-based":[4],"test":[5,67],"chip":[6],"architecture":[7,26],"targeting":[8],"the":[9,42,55,62,82,90,112,125,137,153,156],"diagnosis":[10,84],"of":[11,15,28,32,38,66,74,124,136],"multiple":[12],"faults":[13,23,103,126,145],"consisting":[14],"input":[16],"pattern":[17],"faults,":[18,20,138],"stuck-at":[19],"and":[21,35,53,64,107,122,127,134],"bridging":[22],"(BFs).":[24],"The":[25,45],"consists":[27],"2-D":[30],"array":[31],"logic":[33,43,56,163],"blocks":[34,57],"two":[36,75],"sets":[37],"scan":[39,46,154],"chains":[40,47],"isolating":[41],"blocks.":[44,164],"are":[48,110],"used":[49],"to":[50,60,79],"fully":[51],"control":[52],"observe":[54],"so":[58],"as":[59,147,149],"enhance":[61],"testability":[63],"diagnosability":[65],"chips.":[68],"An":[69],"efficient":[70],"diagnostic":[71],"procedure":[72,92,114,158],"composed":[73],"tests":[76],"is":[77],"developed":[78],"carry":[80],"out":[81],"defect":[83],"process.":[85],"Evaluation":[86],"results":[87],"show":[88],"that":[89],"proposed":[91,113,157],"can":[93,115,159],"always":[94],"achieve":[95,116,128],"100%":[96,117],"accuracy":[97,118],"for":[98,119,131],"single":[99],"faults.":[100],"When":[101],"double":[102],"containing":[104],"0,":[105],"1,":[106],"2":[108],"BFs":[109],"considered,":[111],"99.38%,":[120],"98.398%,":[121],"97.416%":[123],"perfect":[129],"resolution":[130],"98.81%,":[132],"98.006%,":[133],"97.202%":[135],"respectively.":[139],"Moreover,":[140],"no":[141,150],"matter":[142],"how":[143],"many":[144],"exist,":[146],"long":[148],"fault":[151],"affects":[152],"registers,":[155],"report":[160],"all":[161],"faulty":[162]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}