{"id":"https://openalex.org/W3036728738","doi":"https://doi.org/10.1109/tcad.2020.3003906","title":"A Design Framework for Invertible Logic","display_name":"A Design Framework for Invertible Logic","publication_year":2020,"publication_date":"2020-06-22","ids":{"openalex":"https://openalex.org/W3036728738","doi":"https://doi.org/10.1109/tcad.2020.3003906","mag":"3036728738"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3003906","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3003906","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9381730/09122022.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/43/9381730/09122022.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049740452","display_name":"Naoya Onizawa","orcid":"https://orcid.org/0000-0002-4855-7081"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Naoya Onizawa","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021012236","display_name":"Kaito Nishino","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kaito Nishino","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031182338","display_name":"Sean C. Smithson","orcid":"https://orcid.org/0000-0002-9883-1093"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sean C. Smithson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034701871","display_name":"Brett H. Meyer","orcid":"https://orcid.org/0000-0002-6650-3298"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brett H. Meyer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600002","display_name":"Warren J. Gross","orcid":"https://orcid.org/0000-0002-6226-6037"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Warren J. Gross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025520422","display_name":"Hitoshi Yamagata","orcid":"https://orcid.org/0000-0001-7870-0769"},"institutions":[{"id":"https://openalex.org/I1320697193","display_name":"Canon (Japan)","ror":"https://ror.org/05gg0gh87","country_code":"JP","type":"company","lineage":["https://openalex.org/I1320697193"]},{"id":"https://openalex.org/I4399598468","display_name":"Canon Medical Systems Corporation (Japan)","ror":"https://ror.org/01qpswk97","country_code":null,"type":"company","lineage":["https://openalex.org/I4399598468"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hitoshi Yamagata","raw_affiliation_strings":["Advanced Research Laboratory, Canon Medical Systems Corporation, Otawara, Japan"],"affiliations":[{"raw_affiliation_string":"Advanced Research Laboratory, Canon Medical Systems Corporation, Otawara, Japan","institution_ids":["https://openalex.org/I1320697193","https://openalex.org/I4399598468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120698603","display_name":"Hiroyuki Fujita","orcid":"https://orcid.org/0009-0008-8400-6122"},"institutions":[{"id":"https://openalex.org/I1320697193","display_name":"Canon (Japan)","ror":"https://ror.org/05gg0gh87","country_code":"JP","type":"company","lineage":["https://openalex.org/I1320697193"]},{"id":"https://openalex.org/I4399598468","display_name":"Canon Medical Systems Corporation (Japan)","ror":"https://ror.org/01qpswk97","country_code":null,"type":"company","lineage":["https://openalex.org/I4399598468"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Fujita","raw_affiliation_strings":["Advanced Research Laboratory, Canon Medical Systems Corporation, Otawara, Japan"],"affiliations":[{"raw_affiliation_string":"Advanced Research Laboratory, Canon Medical Systems Corporation, Otawara, Japan","institution_ids":["https://openalex.org/I1320697193","https://openalex.org/I4399598468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5049740452"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":1.5597,"has_fulltext":true,"cited_by_count":24,"citation_normalized_percentile":{"value":0.83074411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"40","issue":"4","first_page":"655","last_page":"665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6920309066772461},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6818604469299316},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5566083788871765},{"id":"https://openalex.org/keywords/invertible-matrix","display_name":"Invertible matrix","score":0.49419620633125305},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.46682208776474},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44234925508499146},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.427192747592926},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42580854892730713},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.4169081449508667},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4155643582344055},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.40077295899391174},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3949393332004547},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3758735656738281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3625091314315796},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33017396926879883},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32905977964401245},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3266843557357788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2395991086959839},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2163463830947876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08714339137077332},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.08183160424232483}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6920309066772461},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6818604469299316},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5566083788871765},{"id":"https://openalex.org/C96442724","wikidata":"https://www.wikidata.org/wiki/Q242188","display_name":"Invertible matrix","level":2,"score":0.49419620633125305},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.46682208776474},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44234925508499146},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.427192747592926},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42580854892730713},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.4169081449508667},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4155643582344055},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40077295899391174},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3949393332004547},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3758735656738281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3625091314315796},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33017396926879883},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32905977964401245},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3266843557357788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2395991086959839},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2163463830947876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08714339137077332},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.08183160424232483},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3003906","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3003906","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9381730/09122022.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2020.3003906","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3003906","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9381730/09122022.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2351199891","display_name":null,"funder_award_id":"JPMJPR18M","funder_id":"https://openalex.org/F4320338111","funder_display_name":"Precursory Research for Embryonic Science and Technology"},{"id":"https://openalex.org/G2884186088","display_name":null,"funder_award_id":"JPMJPR18M5","funder_id":"https://openalex.org/F4320338111","funder_display_name":"Precursory Research for Embryonic Science and Technology"},{"id":"https://openalex.org/G5518604981","display_name":null,"funder_award_id":"PREST","funder_id":"https://openalex.org/F4320338111","funder_display_name":"Precursory Research for Embryonic Science and Technology"},{"id":"https://openalex.org/G7148736649","display_name":null,"funder_award_id":"PRESTO","funder_id":"https://openalex.org/F4320320912","funder_display_name":"Ministry of Education, Culture, Sports, Science and Technology"},{"id":"https://openalex.org/G7599130655","display_name":null,"funder_award_id":"Grant","funder_id":"https://openalex.org/F4320320912","funder_display_name":"Ministry of Education, Culture, Sports, Science and Technology"},{"id":"https://openalex.org/G8044579487","display_name":null,"funder_award_id":"Japan","funder_id":"https://openalex.org/F4320320912","funder_display_name":"Ministry of Education, Culture, Sports, Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320315975","display_name":"Canon Medical Systems Corporation","ror":null},{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320338111","display_name":"Precursory Research for Embryonic Science and Technology","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3036728738.pdf","grobid_xml":"https://content.openalex.org/works/W3036728738.grobid-xml"},"referenced_works_count":41,"referenced_works":["https://openalex.org/W1902934009","https://openalex.org/W1980314119","https://openalex.org/W1983849809","https://openalex.org/W2010588734","https://openalex.org/W2019751845","https://openalex.org/W2023501952","https://openalex.org/W2077344647","https://openalex.org/W2098470668","https://openalex.org/W2114638353","https://openalex.org/W2131239166","https://openalex.org/W2144024329","https://openalex.org/W2151770284","https://openalex.org/W2161057417","https://openalex.org/W2219959730","https://openalex.org/W2300242332","https://openalex.org/W2583326088","https://openalex.org/W2593865516","https://openalex.org/W2612206497","https://openalex.org/W2612399505","https://openalex.org/W2736316868","https://openalex.org/W2754776436","https://openalex.org/W2772380332","https://openalex.org/W2775262025","https://openalex.org/W2909009822","https://openalex.org/W2913721978","https://openalex.org/W2919115771","https://openalex.org/W2945858391","https://openalex.org/W2951978180","https://openalex.org/W2962841716","https://openalex.org/W2963114950","https://openalex.org/W2998561782","https://openalex.org/W3099654842","https://openalex.org/W3099679779","https://openalex.org/W3100863707","https://openalex.org/W3104260138","https://openalex.org/W3163980145","https://openalex.org/W6639703010","https://openalex.org/W6732992941","https://openalex.org/W6741396581","https://openalex.org/W6891895413","https://openalex.org/W6966589352"],"related_works":["https://openalex.org/W2091801823","https://openalex.org/W659242671","https://openalex.org/W2386022279","https://openalex.org/W1551512938","https://openalex.org/W378890350","https://openalex.org/W4372324531","https://openalex.org/W3105918491","https://openalex.org/W2977477462","https://openalex.org/W4206478985","https://openalex.org/W4293204801"],"abstract_inverted_index":{"Invertible":[0],"logic":[1,40],"using":[2,82,97],"a":[3,35,51,79,90],"probabilistic":[4],"magnetoresistive":[5],"device":[6,68],"model":[7,69],"has":[8],"been":[9],"recently":[10],"presented":[11],"that":[12],"can":[13],"compute":[14],"functions":[15],"in":[16,76,116],"bidirectional":[17],"ways":[18],"and":[19,27,94,113],"solve":[20],"several":[21,108],"problems":[22],"quickly,":[23],"such":[24],"as":[25,66,102],"factorization":[26],"combinational":[28],"optimization.":[29],"In":[30,64],"this":[31],"article,":[32],"we":[33],"present":[34],"design":[36,106],"framework":[37],"for":[38,60],"invertible":[39],"circuits.":[41],"Our":[42],"approach":[43],"makes":[44],"use":[45],"of":[46,58],"linear":[47],"programming":[48],"to":[49],"create":[50],"Hamiltonian":[52],"library":[53],"with":[54],"the":[55,67,83],"minimum":[56],"number":[57],"nodes":[59],"small":[61],"invertible-logic":[62,109],"functions.":[63],"addition,":[65],"is":[70,87,95],"approximated":[71],"based":[72],"on":[73],"stochastic":[74],"computing":[75],"synthesizable":[77],"SystemVerilog,":[78],"faster":[80,121],"simulation":[81,93,122],"compiled":[84],"SystemC":[85],"binary":[86],"realized":[88],"than":[89,123],"conventional":[91,124],"SPICE-level":[92],"verified":[96],"field-programmable":[98],"gate":[99],"array":[100],"(FPGA)":[101],"prototyping.":[103],"Using":[104],"our":[105],"framework,":[107],"circuits":[110],"are":[111],"designed":[112],"emulated":[114],"(verified)":[115],"SystemC,":[117],"exhibiting":[118],"five":[119],"order-of-magnitude":[120],"work.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}