{"id":"https://openalex.org/W3036696276","doi":"https://doi.org/10.1109/tcad.2020.3003843","title":"DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement","display_name":"DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement","publication_year":2020,"publication_date":"2020-06-22","ids":{"openalex":"https://openalex.org/W3036696276","doi":"https://doi.org/10.1109/tcad.2020.3003843","mag":"3036696276"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.3003843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3003843","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["Center for Energy-Efficient Computing and Applications, School of EECS, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Center for Energy-Efficient Computing and Applications, School of EECS, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064149958","display_name":"Zixuan Jiang","orcid":"https://orcid.org/0000-0001-6180-6487"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zixuan Jiang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090386129","display_name":"Jiaqi Gu","orcid":"https://orcid.org/0000-0001-8535-7698"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiaqi Gu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034982668","display_name":"Wuxi Li","orcid":"https://orcid.org/0000-0002-9887-5109"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wuxi Li","raw_affiliation_strings":["FPGA Implementation Software Group, Xilinx Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"FPGA Implementation Software Group, Xilinx Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015818630","display_name":"Shounak Dhar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shounak Dhar","raw_affiliation_strings":["Programmable Solutions Group, Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Programmable Solutions Group, Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029928585","display_name":"Haoxing Ren","orcid":"https://orcid.org/0000-0003-1028-3860"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haoxing Ren","raw_affiliation_strings":["NVIDIA, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA, Austin, TX, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010156116","display_name":"Brucek Khailany","orcid":"https://orcid.org/0000-0002-7584-3489"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brucek Khailany","raw_affiliation_strings":["NVIDIA, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA, Austin, TX, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5000933188"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":8.8381,"has_fulltext":false,"cited_by_count":153,"citation_normalized_percentile":{"value":0.98455375,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"40","issue":"4","first_page":"748","last_page":"761"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8080883622169495},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7971469163894653},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7047798037528992},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5642638206481934},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5460420250892639},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5332911014556885},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.5200247764587402},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4912819266319275},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4690435528755188},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.455456405878067},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44766896963119507},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4386236369609833},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.43247509002685547},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3814326226711273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19892248511314392},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.181406170129776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8080883622169495},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7971469163894653},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7047798037528992},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5642638206481934},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5460420250892639},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5332911014556885},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.5200247764587402},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4912819266319275},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4690435528755188},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.455456405878067},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44766896963119507},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4386236369609833},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.43247509002685547},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3814326226711273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19892248511314392},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.181406170129776},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.3003843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.3003843","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W2261448","https://openalex.org/W1522301498","https://openalex.org/W1534047177","https://openalex.org/W1578329712","https://openalex.org/W1967661769","https://openalex.org/W1973505932","https://openalex.org/W1978226299","https://openalex.org/W1978383095","https://openalex.org/W1985292881","https://openalex.org/W1986026297","https://openalex.org/W1996746141","https://openalex.org/W2003145440","https://openalex.org/W2007936887","https://openalex.org/W2014070364","https://openalex.org/W2018721259","https://openalex.org/W2020461489","https://openalex.org/W2023462222","https://openalex.org/W2031974129","https://openalex.org/W2037221767","https://openalex.org/W2041941568","https://openalex.org/W2053902150","https://openalex.org/W2103833707","https://openalex.org/W2111359499","https://openalex.org/W2117278010","https://openalex.org/W2129115040","https://openalex.org/W2132693178","https://openalex.org/W2163190884","https://openalex.org/W2167190617","https://openalex.org/W2799178840","https://openalex.org/W2809031621","https://openalex.org/W2884307971","https://openalex.org/W2886092906","https://openalex.org/W2901994323","https://openalex.org/W2945592068","https://openalex.org/W2963698657","https://openalex.org/W2964121744","https://openalex.org/W2970971581","https://openalex.org/W2997871849","https://openalex.org/W3005126554","https://openalex.org/W4231171283","https://openalex.org/W4236282544","https://openalex.org/W4249999223","https://openalex.org/W4295312788","https://openalex.org/W6631190155","https://openalex.org/W6752898543","https://openalex.org/W6753913536","https://openalex.org/W6766978945"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W2146343568","https://openalex.org/W2013643406","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"Placement":[0],"for":[1,14,52,85],"very":[2],"large-scale":[3],"integrated":[4],"(VLSI)":[5],"circuits":[6],"is":[7],"one":[8],"of":[9,40],"the":[10,27,71],"most":[11],"important":[12],"steps":[13],"design":[15],"closure.":[16],"We":[17,76],"propose":[18],"a":[19,34,41],"novel":[20],"GPU-accelerated":[21],"placement":[22,29,65],"framework":[23],"DREAMPlace,":[24],"by":[25],"casting":[26],"analytical":[28],"problem":[30],"equivalently":[31],"to":[32,70],"training":[33],"neural":[35],"network.":[36],"Implemented":[37],"on":[38],"top":[39],"widely":[42],"adopted":[43],"deep":[44],"learning":[45],"toolkit":[46],"PyTorch,":[47],"with":[48,90],"customized":[49],"key":[50],"kernels":[51],"wirelength":[53],"and":[54,95],"density":[55],"computations,":[56],"DREAMPlace":[57],"can":[58],"achieve":[59],"around":[60],"40\u00d7":[61],"speedup":[62],"in":[63,92],"global":[64],"without":[66],"quality":[67],"degradation":[68],"compared":[69],"state-of-the-art":[72],"multithreaded":[73],"placer":[74],"RePlAce.":[75],"believe":[77],"this":[78],"work":[79],"shall":[80],"open":[81],"up":[82],"new":[83],"directions":[84],"revisiting":[86],"classical":[87],"EDA":[88],"problems":[89],"advancements":[91],"AI":[93],"hardware":[94],"software.":[96]},"counts_by_year":[{"year":2026,"cited_by_count":9},{"year":2025,"cited_by_count":27},{"year":2024,"cited_by_count":32},{"year":2023,"cited_by_count":24},{"year":2022,"cited_by_count":28},{"year":2021,"cited_by_count":26},{"year":2020,"cited_by_count":7}],"updated_date":"2026-04-06T07:47:59.780226","created_date":"2025-10-10T00:00:00"}