{"id":"https://openalex.org/W3010619226","doi":"https://doi.org/10.1109/tcad.2020.2977604","title":"Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports","display_name":"Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports","publication_year":2020,"publication_date":"2020-03-03","ids":{"openalex":"https://openalex.org/W3010619226","doi":"https://doi.org/10.1109/tcad.2020.2977604","mag":"3010619226"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.2977604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2977604","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dspace.lib.cranfield.ac.uk/handle/1826/15229","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019302065","display_name":"Iftikhar A. Soomro","orcid":"https://orcid.org/0000-0001-6510-3551"},"institutions":[{"id":"https://openalex.org/I82284825","display_name":"Cranfield University","ror":"https://ror.org/05cncd958","country_code":"GB","type":"education","lineage":["https://openalex.org/I82284825"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Iftikhar A. Soomro","raw_affiliation_strings":["School of Aerospace, Transport and Manufacturing, Cranfield University, Cranfield, U.K"],"raw_orcid":"https://orcid.org/0000-0001-6510-3551","affiliations":[{"raw_affiliation_string":"School of Aerospace, Transport and Manufacturing, Cranfield University, Cranfield, U.K","institution_ids":["https://openalex.org/I82284825"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101430659","display_name":"Mohammad Samie","orcid":"https://orcid.org/0000-0002-8850-5606"},"institutions":[{"id":"https://openalex.org/I82284825","display_name":"Cranfield University","ror":"https://ror.org/05cncd958","country_code":"GB","type":"education","lineage":["https://openalex.org/I82284825"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mohammad Samie","raw_affiliation_strings":["School of Aerospace, Transport and Manufacturing, Cranfield University, Cranfield, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Aerospace, Transport and Manufacturing, Cranfield University, Cranfield, U.K","institution_ids":["https://openalex.org/I82284825"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091345157","display_name":"Ian Jennions","orcid":"https://orcid.org/0000-0002-5752-1873"},"institutions":[{"id":"https://openalex.org/I82284825","display_name":"Cranfield University","ror":"https://ror.org/05cncd958","country_code":"GB","type":"education","lineage":["https://openalex.org/I82284825"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ian K. Jennions","raw_affiliation_strings":["School of Aerospace, Transport and Manufacturing, Cranfield University, Cranfield, U.K"],"raw_orcid":"https://orcid.org/0000-0002-5752-1873","affiliations":[{"raw_affiliation_string":"School of Aerospace, Transport and Manufacturing, Cranfield University, Cranfield, U.K","institution_ids":["https://openalex.org/I82284825"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3122,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55614911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"39","issue":"12","first_page":"5225","last_page":"5237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7227357625961304},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5253866314888},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5169371962547302},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5099648237228394},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4902206063270569},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.47244793176651},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.462437242269516},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4500558376312256},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44309887290000916},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.43268364667892456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40543150901794434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3981056809425354},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39406728744506836},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37109148502349854},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3626686930656433},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.3578440546989441},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.22087979316711426},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17579960823059082}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7227357625961304},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5253866314888},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5169371962547302},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5099648237228394},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4902206063270569},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.47244793176651},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.462437242269516},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4500558376312256},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44309887290000916},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.43268364667892456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40543150901794434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3981056809425354},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39406728744506836},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37109148502349854},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3626686930656433},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.3578440546989441},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.22087979316711426},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17579960823059082},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2020.2977604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2977604","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:dspace.lib.cranfield.ac.uk:1826/15229","is_oa":true,"landing_page_url":"https://dspace.lib.cranfield.ac.uk/handle/1826/15229","pdf_url":null,"source":{"id":"https://openalex.org/S4306401778","display_name":"CERES (Cranfield University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82284825","host_organization_name":"Cranfield University","host_organization_lineage":["https://openalex.org/I82284825"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.cranfield.ac.uk:1826/15229","is_oa":true,"landing_page_url":"https://dspace.lib.cranfield.ac.uk/handle/1826/15229","pdf_url":null,"source":{"id":"https://openalex.org/S4306401778","display_name":"CERES (Cranfield University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82284825","host_organization_name":"Cranfield University","host_organization_lineage":["https://openalex.org/I82284825"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306111","display_name":"U.S. Department of Commerce","ror":"https://ror.org/04chq2495"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1490400474","https://openalex.org/W1680909298","https://openalex.org/W1837496673","https://openalex.org/W1907154215","https://openalex.org/W1967453165","https://openalex.org/W1997959089","https://openalex.org/W2027712195","https://openalex.org/W2040650567","https://openalex.org/W2040730219","https://openalex.org/W2046574526","https://openalex.org/W2048385282","https://openalex.org/W2050816113","https://openalex.org/W2082632465","https://openalex.org/W2107304970","https://openalex.org/W2110796985","https://openalex.org/W2112041422","https://openalex.org/W2112647513","https://openalex.org/W2115697688","https://openalex.org/W2116426145","https://openalex.org/W2118898957","https://openalex.org/W2126513855","https://openalex.org/W2130430551","https://openalex.org/W2130903991","https://openalex.org/W2135627440","https://openalex.org/W2140035276","https://openalex.org/W2143155486","https://openalex.org/W2143502515","https://openalex.org/W2151243068","https://openalex.org/W2151760281","https://openalex.org/W2152186604","https://openalex.org/W2155288938","https://openalex.org/W2155707315","https://openalex.org/W2158277795","https://openalex.org/W2161399456","https://openalex.org/W2165642910","https://openalex.org/W2170727009","https://openalex.org/W2315376858","https://openalex.org/W2339835718","https://openalex.org/W2347189907","https://openalex.org/W2505380261","https://openalex.org/W2733802052","https://openalex.org/W2742121483","https://openalex.org/W2766204388","https://openalex.org/W2884757177","https://openalex.org/W2900535088","https://openalex.org/W3139679949","https://openalex.org/W6679629368"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W1979305473","https://openalex.org/W2786111245","https://openalex.org/W2543176856","https://openalex.org/W3088373974","https://openalex.org/W2157212570","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W2111803469","https://openalex.org/W2106258585"],"abstract_inverted_index":{"In":[0,90,110],"order":[1],"to":[2,100,150,177,181],"meet":[3],"the":[4,29,38,70,91,145,159,170],"increasing":[5],"demand":[6],"for":[7,84,126],"more":[8],"performance":[9],"with":[10],"reduced":[11],"power":[12],"consumption":[13],"and":[14,153],"chip":[15,73,95,137,148],"form-factor,":[16],"semiconductor":[17],"manufacturing":[18],"is":[19,37,69,97,140],"moving":[20],"toward":[21],"3-D":[22,44],"stacked":[23],"integrated":[24],"circuits":[25],"(SICs).":[26],"One":[27],"of":[28,43,67,72,147],"challenges":[30],"in":[31,63,88,128,134],"bringing":[32],"this":[33,111,167],"technology":[34],"into":[35],"realization":[36],"complicated":[39],"test":[40,57,64,114,130,155,172],"accessibility":[41,115],"requirements":[42],"chips,":[45],"which":[46],"apart":[47],"from":[48],"having":[49],"adequate":[50],"defect":[51],"coverage,":[52],"should":[53],"also":[54],"have":[55],"minimal":[56],"time.":[58,109],"A":[59],"major":[60],"limiting":[61],"factor":[62],"time":[65,173],"improvement":[66],"ICs":[68],"number":[71],"terminals,":[74],"such":[75],"as":[76,179],"pins":[77],"or":[78,103],"through":[79],"silicon":[80],"vias":[81],"(TSVs)":[82],"available":[83],"bulk":[85],"vector":[86],"transport":[87],"testing.":[89,163],"conventional":[92,182],"design,":[93],"a":[94,113],"terminal":[96],"only":[98],"used":[99],"either":[101],"send":[102,152],"receive":[104,154],"data":[105],"at":[106],"any":[107],"given":[108],"article,":[112],"architecture":[116],"based":[117],"on":[118,136],"ternary":[119],"encoded":[120],"simultaneous":[121],"bidirectional":[122],"signaling":[123],"(SBS),":[124],"intended":[125],"use":[127,146],"parallel":[129],"access":[131],"mechanism":[132],"(TAM)":[133],"system":[135],"(SoC)-based":[138],"designs,":[139],"proposed.":[141],"This":[142],"method":[143],"enables":[144],"terminals":[149],"simultaneously":[151],"vectors,":[156],"effectively":[157],"doubling":[158],"per-pin":[160],"efficiency":[161],"during":[162],"Experiments":[164],"show":[165],"that":[166],"technique":[168],"reduces":[169],"overall":[171],"(OTT)":[174],"by":[175],"up":[176],"53.6%":[178],"compared":[180],"TAM":[183],"design":[184],"methods.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}