{"id":"https://openalex.org/W3008589898","doi":"https://doi.org/10.1109/tcad.2020.2975177","title":"Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP","display_name":"Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP","publication_year":2020,"publication_date":"2020-02-20","ids":{"openalex":"https://openalex.org/W3008589898","doi":"https://doi.org/10.1109/tcad.2020.2975177","mag":"3008589898"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.2975177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2975177","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061799084","display_name":"Abhishek Patyal","orcid":"https://orcid.org/0000-0001-7094-7601"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Abhishek Patyal","raw_affiliation_strings":["EECS IGP, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-7094-7601","affiliations":[{"raw_affiliation_string":"EECS IGP, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062117190","display_name":"Po-Cheng Pan","orcid":"https://orcid.org/0000-0002-8626-1249"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Po-Cheng Pan","raw_affiliation_strings":["Synopsys Taiwan Company Ltd., Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-8626-1249","affiliations":[{"raw_affiliation_string":"Synopsys Taiwan Company Ltd., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010076143","display_name":"K. A. Asha","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"K.A. Asha","raw_affiliation_strings":["EECS IGP, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS IGP, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan","Synopsys Taiwan Company Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Synopsys Taiwan Company Ltd., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042049354","display_name":"Wei\u2010Zen Chen","orcid":"https://orcid.org/0000-0003-2840-0754"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4163,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.60197277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"39","issue":"12","first_page":"5056","last_page":"5068"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monotonic-function","display_name":"Monotonic function","score":0.7944968938827515},{"id":"https://openalex.org/keywords/symmetry","display_name":"Symmetry (geometry)","score":0.7092402577400208},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6851198673248291},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6812357306480408},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.6803194880485535},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.6395797729492188},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4900881052017212},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4825150668621063},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.477060467004776},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.44564688205718994},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4341524839401245},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4242798984050751},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.42407771944999695},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.37763458490371704},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.1485152244567871},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13042432069778442},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.12843233346939087},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12225183844566345},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.11174187064170837},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06743735074996948}],"concepts":[{"id":"https://openalex.org/C72169020","wikidata":"https://www.wikidata.org/wiki/Q194404","display_name":"Monotonic function","level":2,"score":0.7944968938827515},{"id":"https://openalex.org/C2779886137","wikidata":"https://www.wikidata.org/wiki/Q21030012","display_name":"Symmetry (geometry)","level":2,"score":0.7092402577400208},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6851198673248291},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6812357306480408},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.6803194880485535},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.6395797729492188},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4900881052017212},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4825150668621063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.477060467004776},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.44564688205718994},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4341524839401245},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4242798984050751},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.42407771944999695},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.37763458490371704},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1485152244567871},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13042432069778442},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.12843233346939087},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12225183844566345},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.11174187064170837},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06743735074996948},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.2975177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2975177","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2891960763","display_name":null,"funder_award_id":"108-2218-E-009-064","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W617196099","https://openalex.org/W1566916904","https://openalex.org/W1977421134","https://openalex.org/W1980984060","https://openalex.org/W1983136098","https://openalex.org/W1996043836","https://openalex.org/W1996605065","https://openalex.org/W2003243598","https://openalex.org/W2016160133","https://openalex.org/W2024060531","https://openalex.org/W2041867638","https://openalex.org/W2045221862","https://openalex.org/W2065257040","https://openalex.org/W2106241469","https://openalex.org/W2108092114","https://openalex.org/W2108229403","https://openalex.org/W2109628924","https://openalex.org/W2109826730","https://openalex.org/W2110405757","https://openalex.org/W2129043960","https://openalex.org/W2135685510","https://openalex.org/W2141019759","https://openalex.org/W2154462472","https://openalex.org/W2170981420","https://openalex.org/W2295569708","https://openalex.org/W2332691800","https://openalex.org/W2410199112","https://openalex.org/W2489133239","https://openalex.org/W2503562753","https://openalex.org/W3142330788","https://openalex.org/W3150574859","https://openalex.org/W4242842879","https://openalex.org/W4246219036","https://openalex.org/W4247948903","https://openalex.org/W4255680092","https://openalex.org/W6677366507","https://openalex.org/W6679015975"],"related_works":["https://openalex.org/W1905216755","https://openalex.org/W2104218257","https://openalex.org/W2117417104","https://openalex.org/W2534619547","https://openalex.org/W1923048618","https://openalex.org/W1990010037","https://openalex.org/W4255141013","https://openalex.org/W2027218961","https://openalex.org/W85694287","https://openalex.org/W2076658455"],"abstract_inverted_index":{"Modern":[0],"analog":[1],"placement":[2,99,108,138],"techniques":[3],"require":[4],"consideration":[5],"of":[6,55,61],"current":[7,63,73,78],"path":[8,64],"and":[9,41,133,157],"symmetry":[10,13,21],"constraints.":[11,66],"The":[12,126],"pairs":[14],"can":[15,35,135],"be":[16],"efficiently":[17],"packed":[18,149],"using":[19,102],"the":[20,37,46,59,143],"island":[22],"configurations,":[23],"but":[24],"not":[25],"all":[26,54,142],"these":[27,111],"configurations":[28],"result":[29],"in":[30,58,69,145,152],"minimum":[31],"gate":[32],"interconnection,":[33],"which":[34],"impact":[36],"overall":[38],"circuit":[39],"routing":[40],"performance.":[42,161],"This":[43],"article":[44],"proposes":[45],"first":[47],"work":[48],"that":[49,130,140],"reformulates":[50],"this":[51,131],"problem":[52],"considering":[53],"them":[56],"together":[57],"form":[60],"parallel":[62],"(PCP)":[65],"PCP":[67],"constraints,":[68],"addition":[70],"to":[71,80,92,115],"monotonic":[72],"paths,":[74],"also":[75],"consider":[76],"partial-monotonic":[77],"paths":[79],"generate":[81,136],"a":[82,88,107,117,146],"more":[83,147],"compact":[84],"placement.":[85],"We":[86],"use":[87],"novel":[89],"two-step":[90],"approach":[91],"detect":[93],"symmetry-feasible":[94],"sequence-pairs":[95],"(SFSPs)":[96],"without":[97],"doing":[98],"construction":[100],"by":[101],"representative":[103],"sequence-pair":[104],"(RSP).":[105],"Then":[106],"algorithm":[109,134],"satisfying":[110],"constraints":[112,144],"is":[113],"formulated":[114],"reduce":[116],"vast":[118],"search":[119],"space":[120],"via":[121],"efficient":[122],"sequence":[123],"pair":[124],"manipulation.":[125],"experimental":[127],"results":[128],"show":[129],"formulation":[132],"multiple":[137],"solutions":[139],"satisfy":[141],"tightly":[148],"configuration,":[150],"resulting":[151],"smaller":[153],"wirelength,":[154],"reduced":[155],"parasitics,":[156],"thus":[158],"better":[159],"post-layout":[160]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}