{"id":"https://openalex.org/W3000631332","doi":"https://doi.org/10.1109/tcad.2020.2966676","title":"Development of Programmable Logic Array for Multiple-Valued Logic Functions","display_name":"Development of Programmable Logic Array for Multiple-Valued Logic Functions","publication_year":2020,"publication_date":"2020-01-14","ids":{"openalex":"https://openalex.org/W3000631332","doi":"https://doi.org/10.1109/tcad.2020.2966676","mag":"3000631332"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.2966676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2966676","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017787598","display_name":"Vitaly Levashenko","orcid":"https://orcid.org/0000-0003-1932-3603"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Vitaly Levashenko","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, Zilina, Slovakia"],"raw_orcid":"https://orcid.org/0000-0003-1932-3603","affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, Zilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056351082","display_name":"Igor Lukyanchuk","orcid":"https://orcid.org/0000-0001-8622-3552"},"institutions":[{"id":"https://openalex.org/I155165993","display_name":"Kyiv National University of Construction and Architecture","ror":"https://ror.org/02qp15436","country_code":"UA","type":"education","lineage":["https://openalex.org/I155165993"]},{"id":"https://openalex.org/I4647051","display_name":"Universit\u00e9 de Picardie Jules Verne","ror":"https://ror.org/01gyxrk03","country_code":"FR","type":"education","lineage":["https://openalex.org/I4647051"]}],"countries":["FR","UA"],"is_corresponding":false,"raw_author_name":"Igor Lukyanchuk","raw_affiliation_strings":["Department of Cybersecurity and Computer Engineering, Kyiv National University of Construction and Architecture, Kyiv, Ukraine","Laboratoire de Physique de la Mati\u00e8re Condens\u00e9e, Universit\u00e9 de Picardie Jules Verne, Verne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Cybersecurity and Computer Engineering, Kyiv National University of Construction and Architecture, Kyiv, Ukraine","institution_ids":["https://openalex.org/I155165993"]},{"raw_affiliation_string":"Laboratoire de Physique de la Mati\u00e8re Condens\u00e9e, Universit\u00e9 de Picardie Jules Verne, Verne, France","institution_ids":["https://openalex.org/I4647051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062264024","display_name":"Elena Zaitseva","orcid":"https://orcid.org/0000-0002-9087-0311"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Elena Zaitseva","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, Zilina, Slovakia"],"raw_orcid":"https://orcid.org/0000-0002-9087-0311","affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, Zilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090286350","display_name":"Miroslav Kva\u0161\u0161ay","orcid":"https://orcid.org/0000-0002-6450-5417"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Miroslav Kvassay","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, Zilina, Slovakia"],"raw_orcid":"https://orcid.org/0000-0002-6450-5417","affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, Zilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085110334","display_name":"Jan Rab\u010dan","orcid":"https://orcid.org/0000-0003-2835-9114"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Jan Rabcan","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, Zilina, Slovakia"],"raw_orcid":"https://orcid.org/0000-0003-2835-9114","affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, Zilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010192873","display_name":"Patrik Rusnak","orcid":"https://orcid.org/0000-0001-9683-5376"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Patrik Rusnak","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, Zilina, Slovakia"],"raw_orcid":"https://orcid.org/0000-0001-9683-5376","affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, Zilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0094,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.75047096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"39","issue":"12","first_page":"4854","last_page":"4866"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.616875410079956},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5583126544952393},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5417883992195129},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5145039558410645},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.49158987402915955},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47943371534347534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45154309272766113},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.44091516733169556},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.43951335549354553},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.41632312536239624},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.39180904626846313},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30744311213493347},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.30075603723526},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2384430170059204},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22734549641609192},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20752665400505066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12897741794586182},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09101614356040955}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.616875410079956},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5583126544952393},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5417883992195129},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5145039558410645},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.49158987402915955},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47943371534347534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45154309272766113},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.44091516733169556},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.43951335549354553},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.41632312536239624},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.39180904626846313},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30744311213493347},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.30075603723526},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2384430170059204},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22734549641609192},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20752665400505066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12897741794586182},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09101614356040955},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2020.2966676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2966676","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-04426164v1","is_oa":false,"landing_page_url":"https://u-picardie.hal.science/hal-04426164","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, pp.99. ⟨10.1109/TCAD.2020.2966676⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G6434837918","display_name":null,"funder_award_id":"VEGA 1/0354/17","funder_id":"https://openalex.org/F4320323641","funder_display_name":"Vedeck\u00e1 Grantov\u00e1 Agent\u00fara M\u0160VVa\u0160 SR a SAV"},{"id":"https://openalex.org/G7935740877","display_name":"Viac\u00farov\u0148ov\u00e9 logick\u00e9 jednotky pre neuromorfn\u00e9 v\u00fdpo\u010dty","funder_award_id":"SK-FR-2017-0003","funder_id":"https://openalex.org/F4320323251","funder_display_name":"Agent\u00fara na Podporu V\u00fdskumu a V\u00fdvoja"}],"funders":[{"id":"https://openalex.org/F4320323251","display_name":"Agent\u00fara na Podporu V\u00fdskumu a V\u00fdvoja","ror":"https://ror.org/037nx0e70"},{"id":"https://openalex.org/F4320323641","display_name":"Vedeck\u00e1 Grantov\u00e1 Agent\u00fara M\u0160VVa\u0160 SR a SAV","ror":"https://ror.org/044gwpv05"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":64,"referenced_works":["https://openalex.org/W32507011","https://openalex.org/W116291253","https://openalex.org/W133145907","https://openalex.org/W133611888","https://openalex.org/W320522073","https://openalex.org/W578045540","https://openalex.org/W1504306462","https://openalex.org/W1527917373","https://openalex.org/W1533253004","https://openalex.org/W1578044518","https://openalex.org/W1596574689","https://openalex.org/W1776822698","https://openalex.org/W1965111891","https://openalex.org/W1988953463","https://openalex.org/W1990545790","https://openalex.org/W1992764350","https://openalex.org/W1993449345","https://openalex.org/W1997148076","https://openalex.org/W1997600529","https://openalex.org/W2000043909","https://openalex.org/W2002464830","https://openalex.org/W2009753785","https://openalex.org/W2013440955","https://openalex.org/W2020257932","https://openalex.org/W2022193985","https://openalex.org/W2025152094","https://openalex.org/W2030181898","https://openalex.org/W2043294591","https://openalex.org/W2045837122","https://openalex.org/W2047582595","https://openalex.org/W2052054484","https://openalex.org/W2055685509","https://openalex.org/W2061377036","https://openalex.org/W2065071908","https://openalex.org/W2068422506","https://openalex.org/W2068781155","https://openalex.org/W2091551711","https://openalex.org/W2107870398","https://openalex.org/W2115614135","https://openalex.org/W2115889005","https://openalex.org/W2123902317","https://openalex.org/W2136445449","https://openalex.org/W2154350042","https://openalex.org/W2165052428","https://openalex.org/W2319549361","https://openalex.org/W2343487465","https://openalex.org/W2587530065","https://openalex.org/W2591836606","https://openalex.org/W2770713837","https://openalex.org/W2774411643","https://openalex.org/W2810632993","https://openalex.org/W2883453507","https://openalex.org/W2883913496","https://openalex.org/W2884028000","https://openalex.org/W2971022541","https://openalex.org/W3104622803","https://openalex.org/W3115527712","https://openalex.org/W4210654893","https://openalex.org/W4211219479","https://openalex.org/W4285719527","https://openalex.org/W6604751237","https://openalex.org/W6605379083","https://openalex.org/W6631843194","https://openalex.org/W6767170876"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W2197466303","https://openalex.org/W2139569078","https://openalex.org/W1607849496","https://openalex.org/W4252227487","https://openalex.org/W1512285683","https://openalex.org/W2254425074","https://openalex.org/W2149518767","https://openalex.org/W2170504327","https://openalex.org/W1964365349"],"abstract_inverted_index":{"The":[0,119],"binary":[1],"information":[2],"technology":[3,113],"reaches":[4],"its":[5],"limits":[6],"set":[7],"by":[8,13,17],"the":[9,18,49,59,70,73,83,93,108,111,122,126,133,156],"atomic":[10],"size":[11],"miniaturization,":[12],"calculation":[14],"speed":[15],"and":[16,34,40,150],"fundamental":[19],"principle":[20],"of":[21,44,62,75,88,95,110,116,121,128,135,145,160],"energy":[22,38],"dissipation":[23],"per":[24],"bit":[25],"processing.":[26],"Employing":[27],"multiple-valued":[28],"logic":[29,98,157],"(MVL)":[30],"cells":[31],"as":[32,85],"computing":[33],"memory":[35,117],"units":[36,77,104],"reduces":[37],"losses":[39],"enables":[41],"to":[42,68,81],"pack":[43],"unprecedented":[45],"high-density":[46],"information,":[47],"but":[48],"current":[50],"silicon-based":[51],"material":[52,60],"technologies":[53],"have":[54],"been":[55],"studied":[56],"marginally":[57],"for":[58,72,132],"realization":[61,94],"MVL":[63,76,103,137],"devices.":[64],"Here,":[65],"we":[66],"propose":[67],"use":[69,127],"ferroelectrics":[71,112],"implementation":[74,115],"using":[78],"their":[79,151],"ability":[80],"pin":[82],"polarization":[84],"a":[86,96],"sequence":[87],"multistable":[89],"states.":[90],"More":[91],"specifically,":[92],"programmable":[97],"array":[99],"(PLA)":[100],"based":[101],"on":[102],"is":[105,125],"considered":[106],"with":[107],"application":[109],"in":[114],"units.":[118],"specific":[120],"PLA":[123],"construction":[124],"generalized":[129],"Reed-Muller":[130],"expression":[131],"representation":[134],"an":[136],"function.":[138],"In":[139],"this":[140],"article,":[141],"several":[142],"possible":[143],"implementations":[144],"such":[146],"PLAs":[147],"are":[148,153],"considered,":[149],"properties":[152],"analyzed":[154],"from":[155],"design":[158],"point":[159],"view.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}