{"id":"https://openalex.org/W2997716136","doi":"https://doi.org/10.1109/tcad.2019.2962782","title":"BonnCell: Automatic Cell Layout in the 7-nm Era","display_name":"BonnCell: Automatic Cell Layout in the 7-nm Era","publication_year":2019,"publication_date":"2019-12-30","ids":{"openalex":"https://openalex.org/W2997716136","doi":"https://doi.org/10.1109/tcad.2019.2962782","mag":"2997716136"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2019.2962782","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2962782","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9204502/08945429.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/43/9204502/08945429.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068270951","display_name":"Pascal Van Cleeff","orcid":null},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Pascal Van Cleeff","raw_affiliation_strings":["Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany"],"affiliations":[{"raw_affiliation_string":"Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085228445","display_name":"Stefan Hougardy","orcid":"https://orcid.org/0000-0001-8656-3418"},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Hougardy","raw_affiliation_strings":["Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany"],"affiliations":[{"raw_affiliation_string":"Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063229918","display_name":"Jannik Silvanus","orcid":null},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jannik Silvanus","raw_affiliation_strings":["Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany"],"affiliations":[{"raw_affiliation_string":"Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024215194","display_name":"Tobias Werner","orcid":"https://orcid.org/0000-0002-5340-1073"},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Werner","raw_affiliation_strings":["SRAM Design and Methodology, IBM Systems, B\u00f6blingen, Germany"],"affiliations":[{"raw_affiliation_string":"SRAM Design and Methodology, IBM Systems, B\u00f6blingen, Germany","institution_ids":["https://openalex.org/I4210095996"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068270951"],"corresponding_institution_ids":["https://openalex.org/I135140700"],"apc_list":null,"apc_paid":null,"fwci":1.327,"has_fulltext":true,"cited_by_count":41,"citation_normalized_percentile":{"value":0.81771117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"39","issue":"10","first_page":"2872","last_page":"2885"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9567273855209351},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.761461079120636},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6389074325561523},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6244800686836243},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.5564751625061035},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5511167645454407},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5328401327133179},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4974384605884552},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4685096740722656},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4547029435634613},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.42960649728775024},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.41603001952171326},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.40638887882232666},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38839125633239746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.321221262216568},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2948724925518036},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2866317629814148},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2758616507053375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2533593475818634},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1438266634941101},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13395318388938904},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.1308237612247467}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9567273855209351},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.761461079120636},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6389074325561523},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6244800686836243},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.5564751625061035},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5511167645454407},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5328401327133179},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4974384605884552},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4685096740722656},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4547029435634613},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.42960649728775024},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.41603001952171326},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.40638887882232666},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38839125633239746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.321221262216568},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2948724925518036},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2866317629814148},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2758616507053375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2533593475818634},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1438266634941101},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13395318388938904},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.1308237612247467},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2019.2962782","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2962782","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9204502/08945429.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2019.2962782","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2962782","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/9204502/08945429.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2997716136.pdf","grobid_xml":"https://content.openalex.org/works/W2997716136.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1987067207","https://openalex.org/W2001139415","https://openalex.org/W2009815534","https://openalex.org/W2015234207","https://openalex.org/W2020586530","https://openalex.org/W2040894443","https://openalex.org/W2043780523","https://openalex.org/W2049513883","https://openalex.org/W2054095206","https://openalex.org/W2093980321","https://openalex.org/W2109403186","https://openalex.org/W2113320865","https://openalex.org/W2137174619","https://openalex.org/W2138876803","https://openalex.org/W2147534455","https://openalex.org/W2155062262","https://openalex.org/W2246740483","https://openalex.org/W2297776369","https://openalex.org/W2345887424","https://openalex.org/W2605337839","https://openalex.org/W2735775689","https://openalex.org/W2787647763","https://openalex.org/W2790462691","https://openalex.org/W2792652433","https://openalex.org/W2810945905","https://openalex.org/W3139835941","https://openalex.org/W4236375141","https://openalex.org/W4246632657","https://openalex.org/W6680636136","https://openalex.org/W6681396641","https://openalex.org/W6697611840"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2376726667","https://openalex.org/W162881505","https://openalex.org/W583900352","https://openalex.org/W2125213949","https://openalex.org/W2376028644","https://openalex.org/W2466238913","https://openalex.org/W2386007159","https://openalex.org/W2154007719"],"abstract_inverted_index":{"Multipatterning":[0],"technology":[1,5,177],"used":[2,165],"in":[3],"7-nm":[4,144,176],"and":[6,10,90,95,133,188],"beyond":[7],"imposes":[8],"more":[9,11],"complex":[12,160],"design":[13,27,65,168,191],"rules":[14,28],"on":[15,142],"the":[16,75,81,85,88,98,167],"layout":[17,51],"of":[18,24,87,97,107,169],"cells.":[19,161],"The":[20,162],"often":[21],"nonlocal":[22],"nature":[23],"these":[25,59],"new":[26,46],"is":[29,54],"a":[30,45,92,104,113,118,154,174,179],"great":[31],"challenge":[32],"not":[33,72],"only":[34,73],"for":[35,40,48,158,166],"human":[36],"designers":[37],"but":[38,79],"also":[39],"existing":[41],"algorithms.":[42],"We":[43,138],"present":[44,139],"flow":[47],"automatic":[49],"cell":[50,77,89],"generation":[52],"that":[53],"able":[55],"to":[56,127,130,149],"deal":[57],"with":[58,173],"challenges":[60],"by":[61],"globally":[62],"optimizing":[63],"several":[64],"objectives":[66],"simultaneously.":[67,110],"Our":[68,100,146],"transistor":[69],"placement":[70],"algorithm":[71],"minimizes":[74],"total":[76],"area":[78],"at":[80],"same":[82],"time":[83],"guarantees":[84],"routability":[86],"finds":[91],"best":[93],"arrangement":[94],"folding":[96],"transistors.":[99],"routing":[101,106,116],"engine":[102],"computes":[103,112],"detailed":[105],"all":[108],"nets":[109],"It":[111],"netlength":[114],"optimal":[115],"using":[117],"mixed-integer":[119],"programming":[120],"formulation.":[121],"Additional":[122],"DFM":[123],"constraints":[124],"are":[125,164],"added":[126],"this":[128],"model":[129],"improve":[131],"yield":[132],"reduce":[134],"chip":[135,181],"manufacturing":[136],"costs.":[137],"experimental":[140],"results":[141],"current":[143],"designs.":[145],"approach":[147],"allows":[148],"compute":[150],"optimized":[151],"layouts":[152],"within":[153],"few":[155],"minutes,":[156],"even":[157],"large":[159],"algorithms":[163],"logic":[170],"cells":[171],"compatible":[172],"published":[175],"from":[178],"leading":[180],"manufacturer":[182],"where":[183],"they":[184],"meet":[185],"manufacturability":[186],"requirements":[187],"significantly":[189],"reduced":[190],"turn":[192],"around":[193],"times.":[194]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":13},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}