{"id":"https://openalex.org/W2995934438","doi":"https://doi.org/10.1109/tcad.2019.2960331","title":"Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA","display_name":"Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA","publication_year":2019,"publication_date":"2019-12-17","ids":{"openalex":"https://openalex.org/W2995934438","doi":"https://doi.org/10.1109/tcad.2019.2960331","mag":"2995934438"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2019.2960331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2960331","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073869659","display_name":"Ryutaro Doi","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryutaro Doi","raw_affiliation_strings":["Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan"],"raw_orcid":"https://orcid.org/0000-0001-5011-627X","affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056280822","display_name":"Jaehoon Yu","orcid":"https://orcid.org/0000-0001-6639-7694"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jaehoon Yu","raw_affiliation_strings":["Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan"],"raw_orcid":"https://orcid.org/0000-0001-6639-7694","affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hashimoto","raw_affiliation_strings":["Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan"],"raw_orcid":"https://orcid.org/0000-0002-0377-2108","affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98285908"],"apc_list":null,"apc_paid":null,"fwci":0.7006,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71935033,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":"39","issue":"10","first_page":"2572","last_page":"2587"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.974621057510376},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.930728554725647},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6792110800743103},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6380143165588379},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6306045055389404},{"id":"https://openalex.org/keywords/crossover-switch","display_name":"Crossover switch","score":0.4302324652671814},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42838823795318604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4076051115989685},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3511205017566681},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3289722204208374},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14958113431930542},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0899832546710968}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.974621057510376},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.930728554725647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6792110800743103},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6380143165588379},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6306045055389404},{"id":"https://openalex.org/C12334850","wikidata":"https://www.wikidata.org/wiki/Q1535092","display_name":"Crossover switch","level":3,"score":0.4302324652671814},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42838823795318604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4076051115989685},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3511205017566681},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3289722204208374},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14958113431930542},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0899832546710968}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2019.2960331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2960331","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:t2r2.star.titech.ac.jp:50530359","is_oa":false,"landing_page_url":"http://t2r2.star.titech.ac.jp/cgi-bin/publicationinfo.cgi?q_publication_content_number=CTT100827098","pdf_url":null,"source":{"id":"https://openalex.org/S4377196385","display_name":"Tokyo Tech Research Repository (Tokyo Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I114531698","host_organization_name":"Tokyo Institute of Technology","host_organization_lineage":["https://openalex.org/I114531698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3348241083","display_name":"\u30d3\u30a2\u30b9\u30a4\u30c3\u30c1\u306e\u5b9f\u73fe\u306b\u3088\u308b\u30a2\u30eb\u30b4\u30ea\u30ba\u30e0\u30fb\u51e6\u7406\u6a5f\u69cb\u878d\u5408\u578b\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u306e\u5275\u51fa","funder_award_id":"JPMJCR1432","funder_id":"https://openalex.org/F4320334789","funder_display_name":"Japan Science and Technology Agency"},{"id":"https://openalex.org/G7706748770","display_name":"\u30d3\u30a2\u30b9\u30a4\u30c3\u30c1\u3092\u7528\u3044\u305f\u518d\u69cb\u6210\u53ef\u80fd\u30c1\u30c3\u30d7\u306e\u8a2d\u8a08\u6642\u52d5\u4f5c\u691c\u8a3c\u304a\u3088\u3073\u88fd\u9020\u5f8c\u30c6\u30b9\u30c8\u624b\u6cd5\u306e\u78ba\u7acb","funder_award_id":"17J10008","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G936998067","display_name":null,"funder_award_id":"JP17J10008","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320334789","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1977773606","https://openalex.org/W1977850862","https://openalex.org/W2007750458","https://openalex.org/W2031559328","https://openalex.org/W2035373681","https://openalex.org/W2038049784","https://openalex.org/W2039570123","https://openalex.org/W2040094671","https://openalex.org/W2042507899","https://openalex.org/W2045617353","https://openalex.org/W2054720423","https://openalex.org/W2078177817","https://openalex.org/W2080391538","https://openalex.org/W2085205847","https://openalex.org/W2086709250","https://openalex.org/W2120544688","https://openalex.org/W2133557550","https://openalex.org/W2139911369","https://openalex.org/W2143483829","https://openalex.org/W2159622644","https://openalex.org/W2289614226","https://openalex.org/W2584973995","https://openalex.org/W2783753455","https://openalex.org/W2790748426","https://openalex.org/W2900273100","https://openalex.org/W2956120940"],"related_works":["https://openalex.org/W3217667592","https://openalex.org/W2007744624","https://openalex.org/W2145701142","https://openalex.org/W2093864534","https://openalex.org/W2340647897","https://openalex.org/W2995934438","https://openalex.org/W1607618451","https://openalex.org/W4293054451","https://openalex.org/W2987062793","https://openalex.org/W2478376912"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"array":[3],"(FPGA)":[4],"that":[5,85,98,112,141,175],"utilizes":[6],"via-switches,":[7],"which":[8,72],"are":[9],"a":[10,34,40,93,108,125,137],"kind":[11],"of":[12,105,146,162,168,184,200,202],"nonvolatile":[13],"resistive":[14],"RAMs,":[15],"for":[16,120],"crossbar":[17,35,126],"implementation":[18],"is":[19,36,73],"attracting":[20],"attention":[21],"due":[22,68],"to":[23,69,159,190],"higher":[24],"integration":[25],"density":[26],"and":[27,91,165,208],"performance.":[28],"However,":[29],"programming":[30,41,58,65,103,116,148],"via-switches":[31,106],"arbitrarily":[32],"in":[33,60,107,124],"not":[37],"trivial":[38],"since":[39],"current":[42],"must":[43],"be":[44],"provided":[45],"through":[46],"signal":[47,70],"wires":[48],"shared":[49],"by":[50,187,206,212],"multiple":[51],"via-switches.":[52],"Consequently,":[53],"depending":[54],"on":[55],"the":[56,75,82,87,143,152,160,169,176,182,191,198,203],"previous":[57],"status":[59,84],"sequential":[61],"programming,":[62],"unintentional":[63],"switch":[64,147],"may":[66],"occur":[67],"detour,":[71],"called":[74],"sneak":[76,88,94,100,113,153],"path":[77,89,95,101,114,154],"problem.":[78,155],"This":[79,133,156,194],"article":[80,134],"identifies":[81],"circuit":[83],"causes":[86],"problem":[90],"proposes":[92,136],"avoidance":[96],"method":[97,140,157,180],"gives":[99],"free":[102,115],"order":[104,117],"crossbar.":[109],"We":[110],"prove":[111],"necessarily":[118],"exists":[119],"arbitrary":[121],"ON-OFF":[122],"patterns":[123],"as":[127,129],"long":[128],"no":[130],"loops":[131],"exist.":[132],"also":[135],"partial":[138,178],"reconfiguration":[139,167,179,210],"achieves":[142],"minimum":[144],"number":[145,183,199],"steps":[149],"while":[150],"avoiding":[151],"contributes":[158],"extension":[161],"via-switch":[163,170,204],"lifetime":[164],"fast":[166],"FPGA.":[171],"Experimental":[172],"results":[173],"show":[174],"proposed":[177],"reduces":[181,209],"programmed":[185],"switches":[186],"77.4%":[188,195],"compared":[189],"conventional":[192],"approach.":[193],"reduction":[196],"improves":[197],"reconfigurations":[201],"FPGA":[205],"4.4\u00d7":[207],"time":[211],"77.4%.":[213]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}