{"id":"https://openalex.org/W2974218441","doi":"https://doi.org/10.1109/tcad.2019.2942001","title":"Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering","display_name":"Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering","publication_year":2019,"publication_date":"2019-09-17","ids":{"openalex":"https://openalex.org/W2974218441","doi":"https://doi.org/10.1109/tcad.2019.2942001","mag":"2974218441"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2019.2942001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2942001","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019298173","display_name":"Dimitrios Mangiras","orcid":"https://orcid.org/0000-0002-3602-5862"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Dimitrios Mangiras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047832509","display_name":"Apostolos Stefanidis","orcid":"https://orcid.org/0000-0002-6508-524X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Apostolos Stefanidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053628160","display_name":"Ioannis Seitanidis","orcid":"https://orcid.org/0000-0002-9693-0135"},"institutions":[{"id":"https://openalex.org/I4210138743","display_name":"Siemens (France)","ror":"https://ror.org/04q9w3z30","country_code":"FR","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210138743"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ioannis Seitanidis","raw_affiliation_strings":["Mentor, a Siemens Business, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Mentor, a Siemens Business, Grenoble, France","institution_ids":["https://openalex.org/I4210138743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5019298173"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":0.9651,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.76584065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"39","issue":"10","first_page":"2835","last_page":"2848"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.7885582447052002},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7466718554496765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6441953182220459},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5684798955917358},{"id":"https://openalex.org/keywords/lagrange-multiplier","display_name":"Lagrange multiplier","score":0.5618602633476257},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4991774559020996},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45121175050735474},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4458268880844116},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.43434953689575195},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.4115099012851715},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.31778034567832947},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21267613768577576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17677995562553406},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.11848893761634827},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09174683690071106}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.7885582447052002},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7466718554496765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6441953182220459},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5684798955917358},{"id":"https://openalex.org/C73684929","wikidata":"https://www.wikidata.org/wiki/Q598870","display_name":"Lagrange multiplier","level":2,"score":0.5618602633476257},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4991774559020996},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45121175050735474},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4458268880844116},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.43434953689575195},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.4115099012851715},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.31778034567832947},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21267613768577576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17677995562553406},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.11848893761634827},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09174683690071106}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2019.2942001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2942001","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.6100000143051147}],"awards":[{"id":"https://openalex.org/G3023878846","display_name":null,"funder_award_id":"G ZO 014-1/2018-2019","funder_id":"https://openalex.org/F4320323220","funder_display_name":"Alexander S. Onassis Public Benefit Foundation"}],"funders":[{"id":"https://openalex.org/F4320323220","display_name":"Alexander S. Onassis Public Benefit Foundation","ror":"https://ror.org/017nq0d63"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1960227192","https://openalex.org/W1970795504","https://openalex.org/W1993828091","https://openalex.org/W2003799216","https://openalex.org/W2011430131","https://openalex.org/W2011799310","https://openalex.org/W2048353196","https://openalex.org/W2063063722","https://openalex.org/W2097845952","https://openalex.org/W2103223568","https://openalex.org/W2107966189","https://openalex.org/W2121244114","https://openalex.org/W2125831674","https://openalex.org/W2131729827","https://openalex.org/W2179314520","https://openalex.org/W2319154394","https://openalex.org/W2340959133","https://openalex.org/W2404274178","https://openalex.org/W2408697007","https://openalex.org/W2482869441","https://openalex.org/W2605150525","https://openalex.org/W2605351231","https://openalex.org/W2607715616","https://openalex.org/W2625495858","https://openalex.org/W2769486922","https://openalex.org/W2916090591","https://openalex.org/W2937574131","https://openalex.org/W4235494106","https://openalex.org/W4237078476","https://openalex.org/W4237297289","https://openalex.org/W4238070904","https://openalex.org/W4242440486","https://openalex.org/W4252769808","https://openalex.org/W6678158601","https://openalex.org/W6679538575"],"related_works":["https://openalex.org/W2517553865","https://openalex.org/W2389605564","https://openalex.org/W2409674212","https://openalex.org/W1997865056","https://openalex.org/W3123416417","https://openalex.org/W2474851184","https://openalex.org/W2003581559","https://openalex.org/W2163023076","https://openalex.org/W2491081908","https://openalex.org/W2974218441"],"abstract_inverted_index":{"Timing-driven":[0],"placement":[1,102,153],"optimization":[2,16,33,103],"is":[3,35,71,90,104,137],"applied":[4,105],"incrementally":[5],"in":[6,106],"various":[7],"parts":[8],"of":[9,69,86,95],"the":[10,48,53,67,93,96,130,140,144],"flow,":[11],"together":[12],"with":[13,47,108,123],"other":[14],"timing":[15,20,32,54,75,82,88,125],"techniques,":[17],"to":[18,37,51,59,118,120,128,150],"achieve":[19],"closure.":[21],"In":[22],"this":[23],"article,":[24],"we":[25],"present":[26],"a":[27,109],"generalized":[28],"approach":[29,136],"for":[30],"Lagrange-relaxation-based":[31],"that":[34,115],"used":[36],"iteratively":[38],"relocate":[39],"gates,":[40],"flip-flops,":[41],"and":[42,80,127],"local":[43],"clock":[44],"buffers":[45],"(LCBs),":[46],"goal":[49],"being":[50],"reduce":[52],"violations.":[55,83],"Cells":[56],"are":[57],"allowed":[58],"move":[60],"within":[61],"an":[62],"appropriately":[63],"positioned":[64],"search":[65],"window,":[66],"location":[68],"which":[70],"decided":[72],"by":[73,92],"force-like":[74],"vectors":[76,89],"covering":[77],"both":[78],"late":[79],"early":[81],"The":[84,100,134],"magnitude":[85],"these":[87],"determined":[91],"value":[94],"corresponding":[97],"Lagrange":[98],"multipliers.":[99],"introduced":[101],"conjunction":[107],"newly":[110],"proposed":[111,135],"flip-flop":[112],"clustering":[113],"algorithm":[114],"(re)assigns":[116],"flip-flops":[117,122],"LCBs,":[119],"separate":[121],"incompatible":[124],"profiles":[126],"facilitate":[129],"subsequent":[131],"timing-optimization":[132],"steps.":[133],"tested":[138],"on":[139],"ICCAD-2015":[141],"benchmarks,":[142],"providing":[143],"best":[145],"overall":[146],"results":[147],"when":[148],"compared":[149],"state-of-the-art":[151],"timing-driven":[152],"techniques.":[154]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}