{"id":"https://openalex.org/W2968989485","doi":"https://doi.org/10.1109/tcad.2019.2935051","title":"SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch\u2013Router Architecture","display_name":"SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch\u2013Router Architecture","publication_year":2019,"publication_date":"2019-08-13","ids":{"openalex":"https://openalex.org/W2968989485","doi":"https://doi.org/10.1109/tcad.2019.2935051","mag":"2968989485"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2019.2935051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2935051","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101556245","display_name":"Changqing Xu","orcid":"https://orcid.org/0000-0002-3827-8820"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Changqing Xu","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China","School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100330500","display_name":"Yi Liu","orcid":"https://orcid.org/0000-0002-1571-5442"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Liu","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China","School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100402361","display_name":"Yintang Yang","orcid":"https://orcid.org/0000-0001-9745-5404"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yintang Yang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China","School of Microelectronics, Xidian University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101556245"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.5917,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85059259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"39","issue":"10","first_page":"2798","last_page":"2811"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8028311729431152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6251136064529419},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6175903081893921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.614898145198822},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.5995533466339111},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5896203517913818},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5077241659164429},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.47907859086990356},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4687001407146454},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.44509539008140564},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.417512446641922},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3540179431438446},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2730177342891693},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24991264939308167},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20762091875076294},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09638482332229614},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08406302332878113}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8028311729431152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6251136064529419},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6175903081893921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.614898145198822},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.5995533466339111},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5896203517913818},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5077241659164429},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.47907859086990356},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4687001407146454},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.44509539008140564},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.417512446641922},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3540179431438446},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2730177342891693},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24991264939308167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20762091875076294},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09638482332229614},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08406302332878113},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2019.2935051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2935051","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7799999713897705,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3712942599","display_name":null,"funder_award_id":"B12026","funder_id":"https://openalex.org/F4320327912","funder_display_name":"Higher Education Discipline Innovation Project"},{"id":"https://openalex.org/G4529905829","display_name":null,"funder_award_id":"2015CB351906","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320327912","display_name":"Higher Education Discipline Innovation Project","ror":null},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1567468802","https://openalex.org/W1651994298","https://openalex.org/W1970660341","https://openalex.org/W1975545370","https://openalex.org/W1990505905","https://openalex.org/W2004138854","https://openalex.org/W2032868018","https://openalex.org/W2062846045","https://openalex.org/W2090029492","https://openalex.org/W2095595057","https://openalex.org/W2099917528","https://openalex.org/W2108436158","https://openalex.org/W2118013517","https://openalex.org/W2118231264","https://openalex.org/W2129960401","https://openalex.org/W2130317917","https://openalex.org/W2135218079","https://openalex.org/W2136181851","https://openalex.org/W2159521541","https://openalex.org/W2305495830","https://openalex.org/W2420293351","https://openalex.org/W2482317766","https://openalex.org/W2526108948","https://openalex.org/W2537751312","https://openalex.org/W2743133953","https://openalex.org/W2744562207","https://openalex.org/W2773037812","https://openalex.org/W2775021985","https://openalex.org/W4242948965","https://openalex.org/W6717307803","https://openalex.org/W6742019208"],"related_works":["https://openalex.org/W1967423149","https://openalex.org/W2013729863","https://openalex.org/W2138410650","https://openalex.org/W4212914479","https://openalex.org/W2181632526","https://openalex.org/W2439487276","https://openalex.org/W2052816277","https://openalex.org/W2076178931","https://openalex.org/W2560886726","https://openalex.org/W2358331463"],"abstract_inverted_index":{"Network-on-chip":[0],"(NoC)":[1],"has":[2,179],"become":[3],"one":[4],"of":[5,23,37,174,215],"the":[6,16,33,51,117,137,150,171,201,225],"most":[7],"common":[8],"interconnection":[9],"architectures":[10],"to":[11,27,49,85,141,224],"integrate":[12],"multicore":[13],"system.":[14],"However,":[15],"performance,":[17],"hardware":[18],"costs,":[19],"and":[20,35,43,60,98,135,153,169,189,208,220,228,249],"power":[21,218],"consumption":[22],"NoC":[24,53,62,78,113,118,144,245],"are":[25],"sensitive":[26],"many":[28],"parameters,":[29],"such":[30],"as":[31],"topology,":[32],"number":[34],"depth":[36],"virtual":[38,99,154,197,229],"channels":[39],"(VCs),":[40],"routing":[41],"algorithms,":[42],"flow":[44],"control":[45],"mechanisms.":[46],"In":[47,66,92],"order":[48],"find":[50],"best":[52],"solution":[54],"for":[55],"different":[56],"applications,":[57],"a":[58,125,193,234,264],"fast":[59],"flexible":[61],"simulator":[63,79,178],"is":[64,83,103,124],"necessary.":[65],"this":[67],"article,":[68],"we":[69,94],"present":[70],"an":[71,104],"ultrafast":[72],"field":[73],"programmable":[74],"gate":[75],"array":[76],"(FPGA)-based":[77],"called":[80],"SRNoC,":[81,93],"which":[82,106,130],"able":[84],"be":[86],"configured":[87,184],"via":[88],"host":[89],"on":[90,263],"PC.":[91],"proposed":[95],"switch\u2013router":[96,151,185,226],"architecture":[97,105,152,227],"boundary":[100,123,133,139,198],"technology.":[101],"Switch\u2013router":[102],"makes":[107],"SRNoC":[108,156,231],"support":[109,187],"irregular":[110,188],"or":[111],"custom":[112,190],"topology":[114,119],"by":[115],"configuring":[116],"in":[120,145,192,204,246,260],"hardware.":[121],"Virtual":[122],"novel":[126],"configurable":[127],"virtualization":[128],"mechanism":[129],"can":[131,186,199,212,232],"store":[132],"traffic":[134,140],"use":[136],"stored":[138],"simulate":[142,233],"large":[143],"virtualized":[146,205,261],"mode.":[147],"By":[148],"employing":[149],"boundary,":[155,230],"demonstrates":[157],"<inline-formula":[158,237,252],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[159,238,253],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[160,239,254],"<tex-math":[161,240,255],"notation=\"LaTeX\">$45\\times":[162],"-3077\\times":[163],"$":[164],"</tex-math></inline-formula>":[165,243,258],"speed-up":[166],"against":[167],"Booksim":[168],"maintains":[170],"same":[172],"level":[173],"simulation":[175,202],"accuracy.":[176],"This":[177],"three":[180],"main":[181],"advantages:":[182],"1)":[183],"topologies":[191],"nonvirtualized":[194,247],"mode;":[195],"2)":[196],"improve":[200],"speed":[203],"mode,":[206],"effectively;":[207],"3)":[209],"embedded":[210],"models":[211],"provide":[213],"evaluation":[214],"packet":[216],"latency,":[217],"consumption,":[219],"temperature":[221],"distribution.":[222],"Due":[223],"30-node":[235],"(":[236,251],"notation=\"LaTeX\">$5\\times":[241],"6$":[242],")":[244,259],"mode":[248,262],"3072-node":[250],"notation=\"LaTeX\">$64\\times":[256],"48$":[257],"Xilinx":[265],"Virtex-7":[266],"FPGA.":[267]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}