{"id":"https://openalex.org/W2933452742","doi":"https://doi.org/10.1109/tcad.2019.2907886","title":"MRIMA: An MRAM-Based In-Memory Accelerator","display_name":"MRIMA: An MRAM-Based In-Memory Accelerator","publication_year":2019,"publication_date":"2019-03-27","ids":{"openalex":"https://openalex.org/W2933452742","doi":"https://doi.org/10.1109/tcad.2019.2907886","mag":"2933452742"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2019.2907886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2907886","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036755436","display_name":"Zhezhi He","orcid":"https://orcid.org/0000-0002-6357-236X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhezhi He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017485096","display_name":"Amro Awad","orcid":"https://orcid.org/0000-0003-3987-463X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amro Awad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051680668"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":6.6353,"has_fulltext":false,"cited_by_count":104,"citation_normalized_percentile":{"value":0.97341658,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"39","issue":"5","first_page":"1123","last_page":"1136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7485296726226807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.746936023235321},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5849298238754272},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5486080646514893},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5414509773254395},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5233629941940308},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5038968920707703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4482088088989258},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4380253851413727},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4162902235984802},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4148833453655243},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41453471779823303},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.35632723569869995},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.08570349216461182}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7485296726226807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.746936023235321},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5849298238754272},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5486080646514893},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5414509773254395},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5233629941940308},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5038968920707703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4482088088989258},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4380253851413727},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4162902235984802},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4148833453655243},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41453471779823303},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.35632723569869995},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.08570349216461182}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2019.2907886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2907886","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2018937025","display_name":null,"funder_award_id":"1740126","funder_id":"https://openalex.org/F4320335353","funder_display_name":"National Science Foundation of Sri Lanka"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320335353","display_name":"National Science Foundation of Sri Lanka","ror":"https://ror.org/010xaa060"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":67,"referenced_works":["https://openalex.org/W1527526337","https://openalex.org/W1606129576","https://openalex.org/W1983816564","https://openalex.org/W1990566785","https://openalex.org/W1991813033","https://openalex.org/W2010202670","https://openalex.org/W2012574229","https://openalex.org/W2013376634","https://openalex.org/W2024122052","https://openalex.org/W2048266589","https://openalex.org/W2053850916","https://openalex.org/W2071654592","https://openalex.org/W2084316737","https://openalex.org/W2096199318","https://openalex.org/W2096320918","https://openalex.org/W2102449048","https://openalex.org/W2141546789","https://openalex.org/W2147657366","https://openalex.org/W2162433640","https://openalex.org/W2170382128","https://openalex.org/W2214682759","https://openalex.org/W2300242332","https://openalex.org/W2304605759","https://openalex.org/W2331737637","https://openalex.org/W2335728318","https://openalex.org/W2396622873","https://openalex.org/W2402144811","https://openalex.org/W2414912620","https://openalex.org/W2416900089","https://openalex.org/W2464177207","https://openalex.org/W2469490737","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2584580867","https://openalex.org/W2584875058","https://openalex.org/W2585560244","https://openalex.org/W2588236721","https://openalex.org/W2588666075","https://openalex.org/W2593172471","https://openalex.org/W2613569094","https://openalex.org/W2613989746","https://openalex.org/W2627034335","https://openalex.org/W2738393257","https://openalex.org/W2742841780","https://openalex.org/W2765234579","https://openalex.org/W2766489088","https://openalex.org/W2768145587","https://openalex.org/W2783388432","https://openalex.org/W2793867693","https://openalex.org/W2801000640","https://openalex.org/W2802543074","https://openalex.org/W2809295488","https://openalex.org/W2809524490","https://openalex.org/W2884227506","https://openalex.org/W2898181439","https://openalex.org/W2908843953","https://openalex.org/W2953384591","https://openalex.org/W2963145956","https://openalex.org/W2998915116","https://openalex.org/W3146763006","https://openalex.org/W4237060324","https://openalex.org/W4240306535","https://openalex.org/W4255133361","https://openalex.org/W6682164510","https://openalex.org/W6703116779","https://openalex.org/W6713134421","https://openalex.org/W6720242923"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W4285257158","https://openalex.org/W4238754064","https://openalex.org/W2493772236","https://openalex.org/W2898989424","https://openalex.org/W4293159259","https://openalex.org/W3006048143","https://openalex.org/W2170165497","https://openalex.org/W2151951695","https://openalex.org/W2023535967"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"MRIMA,":[5],"as":[6,41,108,110],"a":[7,72,76],"novel":[8],"magnetic":[9,27],"RAM":[10],"(MRAM)-based":[11],"in-memory":[12,19,46,153],"accelerator":[13],"for":[14,99],"nonvolatile,":[15],"flexible,":[16],"and":[17,45,101,128,134,138,159,167],"efficient":[18],"computing.":[20],"MRIMA":[21,57,122,156],"transforms":[22],"current":[23],"spin":[24],"transfer":[25],"torque":[26],"random":[28],"access":[29],"memory":[30,44,73],"(STT-MRAM)":[31],"arrays":[32],"to":[33,63,95,132,165],"massively":[34],"parallel":[35],"computational":[36],"units":[37,53],"capable":[38],"of":[39,49],"working":[40],"both":[42],"nonvolatile":[43],"logic.":[47],"Instead":[48],"integrating":[50],"complex":[51],"logic":[52,67,83],"in":[54,75,85],"cost-sensitive":[55],"memory,":[56],"exploits":[58],"hardware-friendly":[59],"bit-line":[60],"computing":[61],"methods":[62],"implement":[64],"complete":[65],"Boolean":[66],"functions":[68],"between":[69],"operands":[70],"within":[71],"array":[74],"single":[77],"clock":[78],"cycle,":[79],"overcoming":[80],"the":[81,142],"multicycle":[82],"issue":[84],"contemporary":[86],"processing-in-memory":[87],"(PIM)":[88],"platforms.":[89],"We":[90],"present":[91],"practical":[92],"case":[93],"studies":[94],"demonstrate":[96,120],"MRIMA's":[97],"acceleration":[98,119],"binary-weight":[100],"low":[102],"bit-width":[103],"convolutional":[104],"neural":[105],"networks":[106],"(CNNs)":[107],"well":[109],"data":[111],"encryption.":[112],"Our":[113],"device-to-architecture":[114],"co-simulation":[115],"results":[116],"on":[117],"CNN":[118],"that":[121],"can":[123],"obtain":[124],"1.7\u00d7":[125],"better":[126,136],"energy-efficiency":[127,137],"11.2\u00d7":[129],"speed-up":[130,140],"compared":[131,164],"ASICs,":[133],"1.8\u00d7":[135],"2.4\u00d7":[139],"over":[141],"best":[143],"DRAM-based":[144],"PIM":[145],"solutions.":[146],"As":[147],"an":[148],"advanced":[149],"encryption":[150,154],"standard":[151],"(AES)":[152],"engine,":[155],"shows":[157],"~77%":[158],"21%":[160],"lower":[161],"energy":[162],"consumption":[163],"CMOS-ASIC":[166],"recent":[168],"domain-wall-based":[169],"design,":[170],"respectively.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":18},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":27},{"year":2021,"cited_by_count":16},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}