{"id":"https://openalex.org/W2913650413","doi":"https://doi.org/10.1109/tcad.2019.2897704","title":"maj-$n$ Logic Synthesis for Emerging Technology","display_name":"maj-$n$ Logic Synthesis for Emerging Technology","publication_year":2019,"publication_date":"2019-02-05","ids":{"openalex":"https://openalex.org/W2913650413","doi":"https://doi.org/10.1109/tcad.2019.2897704","mag":"2913650413"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2019.2897704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2897704","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033657866","display_name":"Augusto Neutzling","orcid":"https://orcid.org/0000-0001-6695-4710"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Augusto Neutzling","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-6695-4710","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-5368-6750","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody Maick Matos","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Reis","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-3118-8160","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-9895-7489","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":2.1209,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88099573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"39","issue":"3","first_page":"747","last_page":"751"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.676471471786499},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6375746130943298},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5941663384437561},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5915769338607788},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49783992767333984},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.438541442155838},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4336394667625427},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3786477744579315},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3779894709587097},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.37418821454048157},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3301279544830322},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2754712700843811},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16228798031806946},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1597132384777069},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13360345363616943},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09757933020591736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09240147471427917}],"concepts":[{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.676471471786499},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6375746130943298},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5941663384437561},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5915769338607788},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49783992767333984},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.438541442155838},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4336394667625427},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3786477744579315},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3779894709587097},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.37418821454048157},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3301279544830322},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2754712700843811},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16228798031806946},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1597132384777069},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13360345363616943},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09757933020591736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09240147471427917},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2019.2897704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2897704","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G1692377170","display_name":null,"funder_award_id":"11/2053-9","funder_id":"https://openalex.org/F4320321091","funder_display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior"}],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1662824729","https://openalex.org/W1776822698","https://openalex.org/W1918485682","https://openalex.org/W2005434230","https://openalex.org/W2031500881","https://openalex.org/W2097297761","https://openalex.org/W2112508411","https://openalex.org/W2131023370","https://openalex.org/W2138040286","https://openalex.org/W2149701387","https://openalex.org/W2289736896","https://openalex.org/W2535844537","https://openalex.org/W2587513648","https://openalex.org/W2598508361","https://openalex.org/W2741009569","https://openalex.org/W2799908977","https://openalex.org/W3104312359","https://openalex.org/W4239540705","https://openalex.org/W6742245701","https://openalex.org/W6750479169"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2944973698","https://openalex.org/W2151687972","https://openalex.org/W2098419840","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W2542337934","https://openalex.org/W1990901299"],"abstract_inverted_index":{"In":[0],"general,":[1],"existing":[2],"logic":[3,8,47,72],"synthesis":[4,39,48],"methods":[5,76],"for":[6,25],"majority":[7,17,46,69],"are":[9],"limited":[10],"to":[11,33,90,103],"3-input":[12],"gates":[13,18,36,52],"(maj-3).":[14],"However,":[15],"since":[16],"with":[19],"larger":[20],"fan-in":[21],"have":[22,54],"been":[23],"proposed":[24,61,75],"different":[26],"emerging":[27],"nanotechnologies,":[28],"it":[29],"has":[30],"become":[31],"important":[32],"consider":[34],"such":[35],"in":[37],"the":[38,51,66,84,104,108],"process.":[40],"This":[41],"paper":[42],"proposes":[43],"a":[44,91],"novel":[45],"flow":[49],"where":[50],"can":[53],"an":[55,78],"arbitrary":[56],"number":[57,85,112],"of":[58,81,86,113],"inputs.":[59],"The":[60,74],"approach":[62],"is":[63,115],"based":[64],"on":[65,83,111],"relationship":[67],"between":[68],"and":[70,98],"threshold":[71],"functions.":[73],"obtain":[77],"average":[79,109],"reduction":[80,110],"10%":[82],"nodes":[87,114],"when":[88],"compared":[89,102],"previous":[92,105],"work":[93],"that":[94],"uses":[95],"both":[96],"maj-3":[97,106],"maj-5":[99],"gates.":[100],"When":[101],"synthesis,":[107],"14%.":[116]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}