{"id":"https://openalex.org/W2905943212","doi":"https://doi.org/10.1109/tcad.2018.2889756","title":"Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution","display_name":"Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution","publication_year":2018,"publication_date":"2018-12-25","ids":{"openalex":"https://openalex.org/W2905943212","doi":"https://doi.org/10.1109/tcad.2018.2889756","mag":"2905943212"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2889756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2889756","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079796733","display_name":"Kwangsoo Han","orcid":"https://orcid.org/0000-0003-0433-967X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kwangsoo Han","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, USA"],"raw_orcid":"https://orcid.org/0000-0003-0433-967X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100454287","display_name":"Jiajia Li","orcid":"https://orcid.org/0000-0002-3420-9764"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajia Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, USA"],"raw_orcid":"https://orcid.org/0000-0002-3420-9764","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":1.9642,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.87417702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"39","issue":"2","first_page":"478","last_page":"491"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8142027854919434},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7242562770843506},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6739240884780884},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5822846293449402},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5424090623855591},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5363321304321289},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5059501528739929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4985990524291992},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4625844657421112},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43516087532043457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42954668402671814},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4139633774757385},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24805483222007751},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19210487604141235},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1839597225189209},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17915746569633484},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12590649724006653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09337776899337769}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8142027854919434},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7242562770843506},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6739240884780884},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5822846293449402},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5424090623855591},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5363321304321289},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5059501528739929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4985990524291992},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4625844657421112},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43516087532043457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42954668402671814},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4139633774757385},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24805483222007751},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19210487604141235},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1839597225189209},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17915746569633484},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12590649724006653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09337776899337769},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2889756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2889756","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"},{"id":"https://openalex.org/F4320332603","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W150248704","https://openalex.org/W1556480701","https://openalex.org/W1974368829","https://openalex.org/W1982199193","https://openalex.org/W1983206124","https://openalex.org/W1985843314","https://openalex.org/W1986024870","https://openalex.org/W1986688199","https://openalex.org/W1988826068","https://openalex.org/W1992431113","https://openalex.org/W1992904457","https://openalex.org/W2002242863","https://openalex.org/W2007510972","https://openalex.org/W2011500971","https://openalex.org/W2011631589","https://openalex.org/W2012846815","https://openalex.org/W2021692155","https://openalex.org/W2025594056","https://openalex.org/W2025640338","https://openalex.org/W2032024709","https://openalex.org/W2041950850","https://openalex.org/W2052318310","https://openalex.org/W2069142841","https://openalex.org/W2079170559","https://openalex.org/W2088914741","https://openalex.org/W2115468286","https://openalex.org/W2118572798","https://openalex.org/W2120339059","https://openalex.org/W2121427769","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2136964362","https://openalex.org/W2138444824","https://openalex.org/W2140821582","https://openalex.org/W2142850552","https://openalex.org/W2146351359","https://openalex.org/W2147402024","https://openalex.org/W2151287729","https://openalex.org/W2227566978","https://openalex.org/W2309532264","https://openalex.org/W2588566383","https://openalex.org/W3186546642","https://openalex.org/W4244408356","https://openalex.org/W4247180033","https://openalex.org/W6653312918","https://openalex.org/W6679965590"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2199871724","https://openalex.org/W4247860997","https://openalex.org/W2391115906","https://openalex.org/W4251300178","https://openalex.org/W2102290976","https://openalex.org/W2144322795","https://openalex.org/W2127379989","https://openalex.org/W2378549260"],"abstract_inverted_index":{"Clock":[0],"power,":[1,56,85,120],"skew":[2,23,201,230],"and":[3,15,24,36,54,76,87,122,136,152,202,231],"maximum":[4,203,232],"latency":[5,53,204,233],"are":[6],"three":[7],"key":[8],"metrics":[9],"for":[10],"clock":[11,22,37,45,55,84,119,133,177,195,224],"distribution":[12],"in":[13,124,175,183],"low-power":[14],"high-performance":[16],"designs.":[17],"An":[18],"H-tree":[19,75,99],"offers":[20],"minimum":[21],"good":[25],"robustness":[26],"against":[27],"variations,":[28],"but":[29,57],"at":[30],"the":[31,40,72,94,125,162],"cost":[32],"of":[33,71,96,108,127,211],"large":[34],"wirelength":[35],"power.":[38],"On":[39],"other":[41],"hand,":[42],"a":[43,97,112,148,153,167,184,240],"\u201cfishbone\u201d":[44],"network":[46],"with":[47,104,164],"spine-ribs":[48],"structures":[49],"has":[50],"smaller":[51],"wirelength,":[52],"larger":[58],"skew,":[59,86,121],"as":[60,205,234],"compared":[61,235],"to":[62,78,116,141,160,166,193,222,236],"an":[63,80,105],"H-tree.":[64],"No":[65],"previous":[66],"work":[67],"enables":[68],"systematic":[69],"exploration":[70],"regime":[73],"between":[74],"spine":[77],"achieve":[79],"optimal":[81,118],"tradeoff":[82],"among":[83],"latency.":[88],"In":[89],"this":[90],"paper,":[91],"we":[92],"study":[93],"concept":[95],"generalized":[98],"(GH-tree)-a":[100],"topologically":[101],"balanced":[102,149],"tree":[103,134,178],"arbitrary":[106],"sequence":[107],"branching":[109],"factors-and":[110],"propose":[111,147],"dynamic":[113],"programming-based":[114],"method":[115,131],"determine":[117],"latency,":[123],"space":[126],"GH-tree":[128,163],"solutions.":[129],"Our":[130,216],"co-optimizes":[132],"topology":[135],"buffering":[137],"along":[138],"branches":[139],"according":[140],"fitted":[142],"electrical":[143],"models.":[144],"We":[145,171],"further":[146],"K-means":[150],"clustering":[151],"linear":[154],"programming":[155],"(LP)-guided":[156],"buffer":[157],"placement":[158],"approach":[159,218],"embed":[161],"respect":[165],"given":[168],"sink":[169],"placement.":[170],"validate":[172],"our":[173],"solutions":[174,207,238],"commercial":[176,185,213],"synthesis":[179],"(CTS)":[180],"tool":[181],"flows,":[182],"foundry's":[186],"28LP":[187],"technology.":[188],"The":[189],"results":[190],"show":[191],"up":[192,221],"30%":[194],"power":[196,225],"reduction":[197,226],"while":[198,227],"achieving":[199,228],"similar":[200,229],"CTS":[206,237],"from":[208,239],"recent":[209],"versions":[210],"leading":[212],"place-and-route":[214],"tools.":[215],"proposed":[217],"also":[219],"achieves":[220],"56%":[223],"state-of-the-art":[241],"academic":[242],"tool.":[243]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}