{"id":"https://openalex.org/W2898353717","doi":"https://doi.org/10.1109/tcad.2018.2878185","title":"Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms","display_name":"Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms","publication_year":2018,"publication_date":"2018-10-25","ids":{"openalex":"https://openalex.org/W2898353717","doi":"https://doi.org/10.1109/tcad.2018.2878185","mag":"2898353717"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2878185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2878185","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101439992","display_name":"Qinghang Zhao","orcid":"https://orcid.org/0000-0003-0116-8975"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qinghang Zhao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085072777","display_name":"Wenyu Sun","orcid":"https://orcid.org/0000-0002-4793-0972"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenyu Sun","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074411106","display_name":"Jiaqing Zhao","orcid":"https://orcid.org/0000-0002-9679-2895"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaqing Zhao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045329560","display_name":"Jian Zhao","orcid":"https://orcid.org/0000-0003-2140-1236"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Zhao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058812423","display_name":"Hailong Yao","orcid":"https://orcid.org/0000-0002-8750-3086"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Yao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100750078","display_name":"Xiaojun Guo","orcid":"https://orcid.org/0000-0003-3946-9458"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojun Guo","raw_affiliation_strings":["National Engineering Laboratory of TFT-LCD Materials and Technologies, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"National Engineering Laboratory of TFT-LCD Materials and Technologies, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045721867","display_name":"Yongpan Liu","orcid":"https://orcid.org/0000-0002-4892-2309"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongpan Liu","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5101439992"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.2609,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58396781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"38","issue":"11","first_page":"2043","last_page":"2057"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6485641598701477},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5543434619903564},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5498372316360474},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5440002083778381},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5439486503601074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5039729475975037},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4970705807209015},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48428839445114136},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.475801557302475},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4470040798187256},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4113411009311676},{"id":"https://openalex.org/keywords/thin-film-transistor","display_name":"Thin-film transistor","score":0.41126304864883423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36592191457748413},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34040361642837524},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3074709177017212},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3062018156051636},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13323822617530823},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.11771339178085327},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08575338125228882}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6485641598701477},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5543434619903564},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5498372316360474},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5440002083778381},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5439486503601074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5039729475975037},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4970705807209015},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48428839445114136},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.475801557302475},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4470040798187256},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4113411009311676},{"id":"https://openalex.org/C87359718","wikidata":"https://www.wikidata.org/wiki/Q1271916","display_name":"Thin-film transistor","level":3,"score":0.41126304864883423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36592191457748413},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34040361642837524},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3074709177017212},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3062018156051636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13323822617530823},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.11771339178085327},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08575338125228882},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2878185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2878185","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4993603215","display_name":null,"funder_award_id":"61674094","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5705107765","display_name":null,"funder_award_id":"61674102","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6492122814","display_name":null,"funder_award_id":"61334008","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327539","display_name":"Beijing Innovation Center for Future Chip","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1978885872","https://openalex.org/W2000024623","https://openalex.org/W2025029959","https://openalex.org/W2069389000","https://openalex.org/W2100074107","https://openalex.org/W2116706244","https://openalex.org/W2130436227","https://openalex.org/W2132914434","https://openalex.org/W2151278468","https://openalex.org/W2165113359","https://openalex.org/W2519820516","https://openalex.org/W2520908581","https://openalex.org/W2619602080","https://openalex.org/W2625717447","https://openalex.org/W2794151365","https://openalex.org/W4245299938","https://openalex.org/W6677145590"],"related_works":["https://openalex.org/W2625717447","https://openalex.org/W1558757304","https://openalex.org/W2128053579","https://openalex.org/W1555527358","https://openalex.org/W2003246917","https://openalex.org/W1972395546","https://openalex.org/W2032063854","https://openalex.org/W2174886195","https://openalex.org/W2019360706","https://openalex.org/W2034940627","https://openalex.org/W2525933112","https://openalex.org/W2170095368","https://openalex.org/W1518357657","https://openalex.org/W2171769031","https://openalex.org/W2117675956","https://openalex.org/W1965319905","https://openalex.org/W256169828","https://openalex.org/W2114258728","https://openalex.org/W2084722558","https://openalex.org/W1547841030"],"abstract_inverted_index":{"Thin-film":[0],"transistor":[1,152],"(TFT)":[2],"circuits":[3],"are":[4,10,38,111],"important":[5],"for":[6],"flexible":[7,24],"electronics":[8],"which":[9,41,93],"promising":[11],"in":[12,119],"the":[13,32,64,79,84,97,108,115,129,136],"area":[14,85,149],"of":[15,20,66,81,100,117,121,124],"wearable":[16],"devices":[17,30],"and":[18,31,35,83,89,105,126,155],"Internet":[19],"Things.":[21],"However,":[22],"most":[23],"TFT":[25,45,68,125],"technologies":[26],"only":[27],"have":[28],"unipolar":[29,67],"process":[33],"variation":[34],"defective":[36],"rate":[37],"relatively":[39],"high,":[40],"impose":[42],"challenges":[43],"to":[44,62,77,95,102,113,157],"circuit":[46,69,82,101,118],"design.":[47,70],"In":[48],"this":[49],"paper,":[50],"we":[51],"propose":[52],"a":[53],"novel":[54],"logic":[55,61,98,103,138],"array":[56,104,139],"design":[57,142],"based":[58],"on":[59],"pseudo-CMOS":[60],"address":[63],"problems":[65],"A":[71],"multilayer":[72],"interconnection":[73,109],"architecture":[74],"is":[75],"presented":[76],"improve":[78,114,158],"routability":[80],"efficiency.":[86],"Cell":[87],"mapping":[88],"wire":[90],"routing":[91],"algorithms,":[92],"aim":[94],"map":[96],"gates":[99],"then":[106],"route":[107],"wires,":[110],"devised":[112],"performance":[116,159],"consideration":[120],"parameter":[122],"variations":[123],"meanwhile":[127],"enhance":[128],"routability.":[130],"The":[131],"experimental":[132],"results":[133],"show":[134],"that":[135],"proposed":[137],"along":[140],"with":[141,151],"methodologies":[143],"can":[144],"reduce":[145],"more":[146],"than":[147],"80%":[148],"compared":[150],"level":[153],"scheme":[154],"help":[156],"significantly.":[160]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}