{"id":"https://openalex.org/W2896455729","doi":"https://doi.org/10.1109/tcad.2018.2877014","title":"Enhanced Phase-Driven $Q$ -Learning-Based DRM for Multicore Processors","display_name":"Enhanced Phase-Driven $Q$ -Learning-Based DRM for Multicore Processors","publication_year":2018,"publication_date":"2018-10-19","ids":{"openalex":"https://openalex.org/W2896455729","doi":"https://doi.org/10.1109/tcad.2018.2877014","mag":"2896455729"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2877014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2877014","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619257","display_name":"Zhiyuan Yang","orcid":"https://orcid.org/0000-0002-2250-7959"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiyuan Yang","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Maryland at College Park, College Park, MD, USA"],"raw_orcid":"https://orcid.org/0000-0002-2250-7959","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Maryland at College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082126220","display_name":"Caleb Serafy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153776","display_name":"Apple (United States)","ror":"https://ror.org/059hsda18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153776"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Caleb Serafy","raw_affiliation_strings":["SOC Power Team, Apple, Cupertino, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SOC Power Team, Apple, Cupertino, CA, USA","institution_ids":["https://openalex.org/I4210153776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064115741","display_name":"Tiantao Lu","orcid":"https://orcid.org/0000-0003-4431-811X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiantao Lu","raw_affiliation_strings":["ICD Block Implementation Team, Cadence Design Systems Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICD Block Implementation Team, Cadence Design Systems Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Maryland at College Park, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Maryland at College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1895,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.56847808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"38","issue":"11","first_page":"2022","last_page":"2031"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7620960474014282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390220522880554},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.5396547317504883},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4804501235485077},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33571380376815796},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13596376776695251}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7620960474014282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390220522880554},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.5396547317504883},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4804501235485077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33571380376815796},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13596376776695251},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2877014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2877014","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1978056450","https://openalex.org/W1986465830","https://openalex.org/W1989874002","https://openalex.org/W1993329602","https://openalex.org/W2000321331","https://openalex.org/W2005289033","https://openalex.org/W2010176811","https://openalex.org/W2013388848","https://openalex.org/W2015102462","https://openalex.org/W2018652960","https://openalex.org/W2021752456","https://openalex.org/W2026221143","https://openalex.org/W2094915380","https://openalex.org/W2096875061","https://openalex.org/W2101903894","https://openalex.org/W2103742924","https://openalex.org/W2105533108","https://openalex.org/W2119372557","https://openalex.org/W2122636510","https://openalex.org/W2129960401","https://openalex.org/W2131413854","https://openalex.org/W2137500257","https://openalex.org/W2139286506","https://openalex.org/W2139730616","https://openalex.org/W2141721356","https://openalex.org/W2145021036","https://openalex.org/W2161625020","https://openalex.org/W2161803106","https://openalex.org/W2168768336","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2237834463","https://openalex.org/W2291109117","https://openalex.org/W2347205803","https://openalex.org/W2488612327","https://openalex.org/W2587180584","https://openalex.org/W2626634685","https://openalex.org/W2889579855","https://openalex.org/W3139689176","https://openalex.org/W4230714982","https://openalex.org/W4238549726","https://openalex.org/W4240567521","https://openalex.org/W4253684726","https://openalex.org/W6683479801","https://openalex.org/W6722666907"],"related_works":["https://openalex.org/W1542410906","https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2104702637","https://openalex.org/W2079303253","https://openalex.org/W4248099758"],"abstract_inverted_index":{"In":[0,66,126],"this":[1,149],"paper,":[2],"we":[3,132],"propose":[4,114],"a":[5,21,137],"new":[6],"dynamic":[7,46],"reliability":[8,26,38],"management":[9,104,121],"technique":[10,19,72,100,154,181],"for":[11,83,105],"multicore":[12],"processors":[13],"using":[14,86],"phase-driven":[15],"Q-learning-based":[16,88,97,160],"method.":[17,89],"Our":[18,152],"considers":[20],"wide":[22],"range":[23],"of":[24,32,61,63,123,170,177],"long-term":[25],"issues":[27],"and":[28,45,48,76],"maximizes":[29],"the":[30,33,37,59,64,79,87,92,96,106,120,168,175],"throughput":[31],"processor":[34],"subject":[35],"to":[36,57,68,118,128,135],"constraint.":[39],"We":[40,112],"employ":[41],"ON/OFF":[42],"switching":[43],"actions":[44],"voltage":[47],"frequency":[49],"scaling":[50],"as":[51],"control":[52],"knobs":[53],"(i.e.,":[54],"working":[55,81,178],"modes)":[56],"tune":[58],"state":[60],"cores":[62],"processor.":[65],"order":[67,127],"achieve":[69,183],"this,":[70],"our":[71,99,124,130,180],"detects":[73],"program":[74],"phases":[75,171],"adaptively":[77],"determines":[78],"optimal":[80],"modes":[82],"each":[84],"phase":[85,93],"By":[90],"integrating":[91],"detection":[94],"into":[95],"management,":[98],"can":[101,182],"provide":[102],"efficient":[103],"programs":[107],"with":[108,140,157,190],"highly":[109],"diverse":[110],"phases.":[111],"also":[113],"three":[115],"additional":[116],"modules":[117],"improve":[119],"efficiency":[122],"technique.":[125],"evaluate":[129],"technique,":[131],"use":[133],"it":[134],"manage":[136],"3-D":[138],"CPU":[139],"high-diver":[141],"programs.":[142],"Several":[143],"failure":[144],"mechanisms":[145],"are":[146],"considered":[147],"in":[148,188],"case":[150],"study.":[151],"proposed":[153],"is":[155,172],"compared":[156],"two":[158],"existing":[159],"techniques.":[161],"The":[162],"experimental":[163],"results":[164],"demonstrate":[165],"that":[166],"when":[167],"number":[169,176],"smaller":[173],"than":[174,185],"modes,":[179],"more":[184],"1.36\u00d7":[186],"improvement":[187],"performance":[189],"60%":[191],"memory":[192],"space":[193],"savings.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}