{"id":"https://openalex.org/W2887029353","doi":"https://doi.org/10.1109/tcad.2018.2864255","title":"Built-In Test for Hidden Delay Faults","display_name":"Built-In Test for Hidden Delay Faults","publication_year":2018,"publication_date":"2018-08-07","ids":{"openalex":"https://openalex.org/W2887029353","doi":"https://doi.org/10.1109/tcad.2018.2864255","mag":"2887029353"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2864255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2864255","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041536844","display_name":"Matthias Kampmann","orcid":"https://orcid.org/0000-0001-6691-6802"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Kampmann","raw_affiliation_strings":["Institute of Electrical Engineering and Information Technology, University of Paderborn, Paderborn, Germany"],"raw_orcid":"https://orcid.org/0000-0001-6691-6802","affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering and Information Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German"],"raw_orcid":"https://orcid.org/0000-0002-1228-3402","affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100353360","display_name":"Chang Liu","orcid":"https://orcid.org/0000-0003-3099-7385"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chang Liu","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German"],"raw_orcid":"https://orcid.org/0000-0003-3099-7385","affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101864125","display_name":"Eric Schneider","orcid":"https://orcid.org/0000-0003-2296-1956"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eric Schneider","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German"],"raw_orcid":"https://orcid.org/0000-0003-2296-1956","affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051549317","display_name":"Sybille Hellebrand","orcid":"https://orcid.org/0000-0002-3717-3939"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sybille Hellebrand","raw_affiliation_strings":["Institute of Electrical Engineering and Information Technology, University of Paderborn, Paderborn, Germany"],"raw_orcid":"https://orcid.org/0000-0002-3717-3939","affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering and Information Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German"],"raw_orcid":"https://orcid.org/0000-0003-4536-8290","affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, German","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6141,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.84864996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"38","issue":"10","first_page":"1956","last_page":"1968"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6990154981613159},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6679563522338867},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6025260090827942},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5805162191390991},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5741730332374573},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.560142457485199},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5090429186820984},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5077391862869263},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4886648952960968},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.45713624358177185},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4413776397705078},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.42955464124679565},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4243306815624237},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.402058482170105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32702094316482544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2630423903465271},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16021302342414856},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1290893852710724},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07417616248130798}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6990154981613159},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6679563522338867},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6025260090827942},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5805162191390991},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5741730332374573},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.560142457485199},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5090429186820984},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5077391862869263},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4886648952960968},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.45713624358177185},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4413776397705078},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.42955464124679565},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4243306815624237},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.402058482170105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32702094316482544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2630423903465271},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16021302342414856},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1290893852710724},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07417616248130798},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2864255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2864255","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12"}],"awards":[{"id":"https://openalex.org/G3251699216","display_name":null,"funder_award_id":"WU 245/19-1","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G4635560641","display_name":null,"funder_award_id":"HE1686/4-1 (FAST)","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W197391467","https://openalex.org/W246882494","https://openalex.org/W1543521752","https://openalex.org/W1576951655","https://openalex.org/W1601643892","https://openalex.org/W1967748178","https://openalex.org/W1973666101","https://openalex.org/W1973730070","https://openalex.org/W1982628661","https://openalex.org/W1994533443","https://openalex.org/W2011039300","https://openalex.org/W2014484422","https://openalex.org/W2034110245","https://openalex.org/W2035008154","https://openalex.org/W2043631376","https://openalex.org/W2067701383","https://openalex.org/W2073054054","https://openalex.org/W2079042912","https://openalex.org/W2084730210","https://openalex.org/W2095754347","https://openalex.org/W2096155813","https://openalex.org/W2097417935","https://openalex.org/W2099401609","https://openalex.org/W2100178956","https://openalex.org/W2100821253","https://openalex.org/W2100925694","https://openalex.org/W2101900253","https://openalex.org/W2102404182","https://openalex.org/W2103957451","https://openalex.org/W2109163646","https://openalex.org/W2110490782","https://openalex.org/W2114204923","https://openalex.org/W2118512592","https://openalex.org/W2120349980","https://openalex.org/W2124407221","https://openalex.org/W2124618076","https://openalex.org/W2131694824","https://openalex.org/W2139009001","https://openalex.org/W2144569631","https://openalex.org/W2148598008","https://openalex.org/W2152042493","https://openalex.org/W2154669164","https://openalex.org/W2161054100","https://openalex.org/W2169061104","https://openalex.org/W2169280266","https://openalex.org/W2293704744","https://openalex.org/W2401610261","https://openalex.org/W3146045665","https://openalex.org/W3147331103","https://openalex.org/W3149604617","https://openalex.org/W4231794298","https://openalex.org/W4231973520","https://openalex.org/W6607990715","https://openalex.org/W6632457035","https://openalex.org/W6648824705","https://openalex.org/W6674369356","https://openalex.org/W6674911994","https://openalex.org/W6675222231"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2323083271","https://openalex.org/W2091533492","https://openalex.org/W2570882127","https://openalex.org/W2154529098","https://openalex.org/W1854778394"],"abstract_inverted_index":{"Marginal":[0],"hardware":[1,151],"introduces":[2],"severe":[3],"reliability":[4],"threats":[5],"throughout":[6],"the":[7,18,49,140,163,192,195,200,203],"life":[8,43],"cycle":[9],"of":[10,20,76,166,194,202],"a":[11,21,117,177],"system.":[12],"Although":[13],"marginalities":[14],"may":[15,84],"not":[16],"affect":[17],"functionality":[19],"circuit":[22],"immediately":[23],"after":[24],"manufacturing,":[25],"they":[26],"can":[27,96],"degrade":[28],"into":[29],"hard":[30],"failures":[31,60],"and":[32,135,153],"must":[33,51],"be":[34,52,85],"screened":[35],"out":[36],"during":[37],"manufacturing":[38,112],"test":[39,94,133,142,154,159],"to":[40,111],"prevent":[41],"early":[42],"failures.":[44],"Furthermore,":[45,158],"their":[46],"evolution":[47],"in":[48,176,209],"field":[50],"proactively":[53],"monitored":[54],"by":[55,129,172],"periodic":[56],"tests":[57],"before":[58],"actual":[59],"occur.":[61],"In":[62,138,198],"recent":[63],"years,":[64],"small":[65,178],"delay":[66,100],"faults":[67,101],"(SDFs)":[68],"have":[69],"gained":[70],"increasing":[71],"attention":[72],"as":[73],"possible":[74],"indicators":[75],"marginal":[77],"hardware.":[78],"However,":[79],"SDFs":[80],"on":[81,169],"short":[82],"paths":[83,171],"undetectable":[86],"even":[87],"with":[88],"advanced":[89],"timing":[90],"aware":[91],"ATPG.":[92],"Faster-than-at-speed":[93],"(FAST)":[95],"detect":[97],"such":[98,149],"hidden":[99],"(HDFs),":[102],"but":[103],"so":[104],"far":[105],"FAST":[106],"has":[107],"mainly":[108],"been":[109],"restricted":[110],"test.":[113],"This":[114],"paper":[115],"presents":[116],"fully":[118],"autonomous":[119],"built-in":[120],"self-test":[121],"approach":[122],"for":[123,132,144,181],"FAST,":[124],"which":[125],"supports":[126],"in-field":[127],"testing":[128],"appropriate":[130],"strategies":[131],"generation":[134],"response":[136,160],"compaction.":[137],"particular,":[139,199],"required":[141],"frequencies":[143],"HDF":[145],"detection":[146],"are":[147,156],"selected,":[148],"that":[150],"overhead":[152],"time":[155],"minimized.":[157],"compaction":[161],"handles":[162],"large":[164],"number":[165],"unknowns":[167],"(X-values)":[168],"long":[170],"storing":[173],"intermediate":[174],"MISR-signatures":[175],"on-chip":[179],"memory":[180],"later":[182],"analysis":[183],"using":[184],"X-canceling":[185],"transformations.":[186],"A":[187],"comprehensive":[188],"experimental":[189],"study":[190],"demonstrates":[191],"effectiveness":[193],"presented":[196],"approach.":[197],"impact":[201],"considered":[204],"fault":[205],"size":[206],"is":[207],"studied":[208],"detail.":[210]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}