{"id":"https://openalex.org/W2886056934","doi":"https://doi.org/10.1109/tcad.2018.2864238","title":"Hierarchical Verification of AMS Systems With Affine Arithmetic Decision Diagrams","display_name":"Hierarchical Verification of AMS Systems With Affine Arithmetic Decision Diagrams","publication_year":2018,"publication_date":"2018-08-07","ids":{"openalex":"https://openalex.org/W2886056934","doi":"https://doi.org/10.1109/tcad.2018.2864238","mag":"2886056934"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2864238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2864238","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048393964","display_name":"Carna Zivkovic","orcid":"https://orcid.org/0000-0002-5358-739X"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Carna Zivkovic","raw_affiliation_strings":["Design of Cyber-Physical Systems, University of Kaiserslautern, Kaiserslautern, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5358-739X","affiliations":[{"raw_affiliation_string":"Design of Cyber-Physical Systems, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103027575","display_name":"Christoph Grimm","orcid":"https://orcid.org/0000-0002-5930-7563"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christoph Grimm","raw_affiliation_strings":["Design of Cyber-Physical Systems, University of Kaiserslautern, Kaiserslautern, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5930-7563","affiliations":[{"raw_affiliation_string":"Design of Cyber-Physical Systems, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hannover, Hanover, Germany","[Institute of Microelectronic Systems, University of Hannover, Hanover, Germany]"],"raw_orcid":"https://orcid.org/0000-0001-9851-5982","affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"[Institute of Microelectronic Systems, University of Hannover, Hanover, Germany]","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010588707","display_name":"Oliver Scharf","orcid":"https://orcid.org/0000-0001-7975-788X"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Scharf","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hannover, Hanover, Germany","[Institute of Microelectronic Systems, University of Hannover, Hanover, Germany]"],"raw_orcid":"https://orcid.org/0000-0001-7975-788X","affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"[Institute of Microelectronic Systems, University of Hannover, Hanover, Germany]","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erich Barke","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hannover, Hanover, Germany","[Institute of Microelectronic Systems, University of Hannover, Hanover, Germany]"],"raw_orcid":"https://orcid.org/0000-0001-5744-2940","affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"[Institute of Microelectronic Systems, University of Hannover, Hanover, Germany]","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5015,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.84625197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"38","issue":"10","first_page":"1785","last_page":"1798"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7435678839683533},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6450550556182861},{"id":"https://openalex.org/keywords/affine-arithmetic","display_name":"Affine arithmetic","score":0.6162628531455994},{"id":"https://openalex.org/keywords/affine-transformation","display_name":"Affine transformation","score":0.560703456401825},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4557807147502899},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.44836753606796265},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.44256168603897095},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.4220244288444519},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.419365793466568},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4014533758163452},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38297876715660095},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36114031076431274},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16169127821922302},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15058714151382446}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7435678839683533},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6450550556182861},{"id":"https://openalex.org/C167315692","wikidata":"https://www.wikidata.org/wiki/Q3622729","display_name":"Affine arithmetic","level":3,"score":0.6162628531455994},{"id":"https://openalex.org/C92757383","wikidata":"https://www.wikidata.org/wiki/Q382497","display_name":"Affine transformation","level":2,"score":0.560703456401825},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4557807147502899},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.44836753606796265},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.44256168603897095},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.4220244288444519},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.419365793466568},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4014533758163452},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38297876715660095},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36114031076431274},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16169127821922302},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15058714151382446},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2864238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2864238","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7599999904632568}],"awards":[{"id":"https://openalex.org/G6857020399","display_name":null,"funder_award_id":"16ES021","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320309469","display_name":"Mentor Graphics","ror":"https://ror.org/00r59k631"},{"id":"https://openalex.org/F4320313176","display_name":"Robert Bosch","ror":"https://ror.org/02venad53"},{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W45702504","https://openalex.org/W1480909796","https://openalex.org/W1537946603","https://openalex.org/W1576278728","https://openalex.org/W1577099389","https://openalex.org/W1586625328","https://openalex.org/W1604596197","https://openalex.org/W1608477325","https://openalex.org/W1976720449","https://openalex.org/W1977528137","https://openalex.org/W1998752433","https://openalex.org/W1999016870","https://openalex.org/W2004373311","https://openalex.org/W2004463571","https://openalex.org/W2016232724","https://openalex.org/W2053994043","https://openalex.org/W2080267935","https://openalex.org/W2096259512","https://openalex.org/W2103513742","https://openalex.org/W2119751241","https://openalex.org/W2119830310","https://openalex.org/W2126173506","https://openalex.org/W2127902188","https://openalex.org/W2131294565","https://openalex.org/W2134458411","https://openalex.org/W2137328468","https://openalex.org/W2139030761","https://openalex.org/W2142049768","https://openalex.org/W2156268697","https://openalex.org/W2158533859","https://openalex.org/W2162776653","https://openalex.org/W2163022672","https://openalex.org/W2169816622","https://openalex.org/W2170622387","https://openalex.org/W2176215692","https://openalex.org/W2292755228","https://openalex.org/W2345814603","https://openalex.org/W2505960287","https://openalex.org/W2599617139","https://openalex.org/W2603352844","https://openalex.org/W2605117308","https://openalex.org/W2626074700","https://openalex.org/W2771882848","https://openalex.org/W3148136945","https://openalex.org/W3148956571","https://openalex.org/W3150028190","https://openalex.org/W3150510002","https://openalex.org/W4231527778","https://openalex.org/W4237711058","https://openalex.org/W4239229050","https://openalex.org/W4241319324","https://openalex.org/W4251827013","https://openalex.org/W4253455740","https://openalex.org/W4254054816","https://openalex.org/W6678196606","https://openalex.org/W6696733721","https://openalex.org/W6735201012"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W4375857205","https://openalex.org/W2105593427","https://openalex.org/W2106507440","https://openalex.org/W2534958226","https://openalex.org/W161255303","https://openalex.org/W2981877881","https://openalex.org/W2118549635","https://openalex.org/W2391979747","https://openalex.org/W2038191556"],"abstract_inverted_index":{"Formal":[0],"methods":[1,16,67],"are":[2],"a":[3,44,55,105],"promising":[4],"alternative":[5],"to":[6,18,46,53,90],"simulation-based":[7],"verification":[8,39,57,74,103],"of":[9,24,98,104,108],"mixed-signal":[10],"systems.":[11,27],"However,":[12],"in":[13,59],"practice,":[14],"such":[15],"fail":[17],"scale":[19],"with":[20],"heterogeneity":[21],"and":[22,81],"complexity":[23],"today's":[25],"analog/mixed-signal":[26],"Furthermore,":[28],"it":[29],"is":[30,52],"unclear":[31],"how":[32],"they":[33],"can":[34,62],"be":[35,63],"integrated":[36],"into":[37],"existing":[38],"flows.":[40],"This":[41],"paper":[42],"shows":[43],"path":[45],"overcome":[47],"these":[48],"obstacles.":[49],"The":[50],"idea":[51],"use":[54],"hierarchical":[56],"flow,":[58],"which":[60,91],"components":[61],"verified":[64],"by":[65,69,83,101],"formal":[66],"or":[68],"multirun":[70],"simulation.":[71],"To":[72],"transport":[73],"results":[75],"across":[76],"hierarchies,":[77],"we":[78],"represent":[79],"parameters":[80],"properties":[82],"affine":[84],"arithmetic":[85],"decision":[86],"diagrams.":[87],"We":[88],"study":[89],"extent":[92],"this":[93],"approach":[94],"fulfills":[95],"the":[96,102],"needs":[97],"practical":[99],"application":[100],"phase-locked":[106],"loop":[107],"an":[109],"IEEE":[110],"802.15.4":[111],"transceiver":[112],"system.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}