{"id":"https://openalex.org/W2896170904","doi":"https://doi.org/10.1109/tcad.2018.2857318","title":"Formal Modeling and Verification of Controllers for a Family of DRAM Caches","display_name":"Formal Modeling and Verification of Controllers for a Family of DRAM Caches","publication_year":2018,"publication_date":"2018-10-16","ids":{"openalex":"https://openalex.org/W2896170904","doi":"https://doi.org/10.1109/tcad.2018.2857318","mag":"2896170904"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2857318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2857318","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089572383","display_name":"Debiprasanna Sahoo","orcid":"https://orcid.org/0000-0003-1438-0617"},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Debiprasanna Sahoo","raw_affiliation_strings":["School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India"],"affiliations":[{"raw_affiliation_string":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081138994","display_name":"Swaraj Sha","orcid":"https://orcid.org/0000-0003-2886-791X"},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swaraj Sha","raw_affiliation_strings":["School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India"],"affiliations":[{"raw_affiliation_string":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044304689","display_name":"Manoranjan Satpathy","orcid":null},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoranjan Satpathy","raw_affiliation_strings":["School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India"],"affiliations":[{"raw_affiliation_string":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001143341","display_name":"Madhu Mutyam","orcid":"https://orcid.org/0000-0003-1638-4195"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhu Mutyam","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081333705","display_name":"S. Ramesh","orcid":"https://orcid.org/0000-0003-1361-8224"},"institutions":[{"id":"https://openalex.org/I118136607","display_name":"General Motors (United States)","ror":"https://ror.org/05addee68","country_code":"US","type":"company","lineage":["https://openalex.org/I118136607"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ramesh","raw_affiliation_strings":["ECS Lab, General Motors Research and Development, Warren, MI, USA"],"affiliations":[{"raw_affiliation_string":"ECS Lab, General Motors Research and Development, Warren, MI, USA","institution_ids":["https://openalex.org/I118136607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076621370","display_name":"Partha S. Roop","orcid":"https://orcid.org/0000-0001-9654-5678"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Partha Roop","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5089572383"],"corresponding_institution_ids":["https://openalex.org/I99729588"],"apc_list":null,"apc_paid":null,"fwci":1.0528,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76147322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"37","issue":"11","first_page":"2485","last_page":"2496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8110439777374268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8001464605331421},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6945861577987671},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6880794763565063},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6778900027275085},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6494420766830444},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5159260034561157},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3352363109588623},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3298134207725525},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25280070304870605},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10121124982833862},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09140756726264954}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8110439777374268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8001464605331421},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6945861577987671},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6880794763565063},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6778900027275085},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6494420766830444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5159260034561157},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3352363109588623},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3298134207725525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25280070304870605},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10121124982833862},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09140756726264954}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2857318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2857318","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1531088406","https://openalex.org/W1555453305","https://openalex.org/W1977349283","https://openalex.org/W1983096721","https://openalex.org/W1995287338","https://openalex.org/W2033263591","https://openalex.org/W2034861439","https://openalex.org/W2048508570","https://openalex.org/W2058752853","https://openalex.org/W2069756028","https://openalex.org/W2080756995","https://openalex.org/W2082982763","https://openalex.org/W2092212481","https://openalex.org/W2095319311","https://openalex.org/W2115172404","https://openalex.org/W2120829734","https://openalex.org/W2134435749","https://openalex.org/W2147657366","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2153378664","https://openalex.org/W2169865228","https://openalex.org/W2170212320","https://openalex.org/W2171608978","https://openalex.org/W2244255571","https://openalex.org/W2289502409","https://openalex.org/W2296459272","https://openalex.org/W2349022273","https://openalex.org/W2400828712","https://openalex.org/W2474451066","https://openalex.org/W2518205541","https://openalex.org/W2567658602","https://openalex.org/W2616807090","https://openalex.org/W2791573157","https://openalex.org/W4232453610","https://openalex.org/W4236287671","https://openalex.org/W4249158358","https://openalex.org/W6645889167","https://openalex.org/W6674213296","https://openalex.org/W6696713403","https://openalex.org/W6738280479"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W2154976966","https://openalex.org/W2542815272","https://openalex.org/W3140615508","https://openalex.org/W2029945810"],"abstract_inverted_index":{"Die-stacking":[0],"technology":[1],"enables":[2],"the":[3,25,45,63,68,101,110,132,138,169,173,179,200,204,216,224,234],"use":[4],"of":[5,29,62,67,104,113,121,143,150,158,163,190,207,210,233],"a":[6,11,88,147,155,220],"high":[7,37],"density":[8],"DRAM":[9,22,34,47,52,77,105,151,226],"as":[10,24,107,109,172,178],"cache.":[12,114],"Major":[13],"processor":[14],"vendors":[15],"have":[16],"recently":[17],"started":[18],"using":[19,193],"these":[20],"stacked":[21,33],"modules":[23,35],"last":[26],"level":[27],"cache":[28,78,152,227],"their":[30],"products.":[31],"These":[32],"provide":[36],"bandwidth":[38],"with":[39],"relatively":[40],"low":[41],"latency":[42],"compared":[43],"to":[44,57,87,128],"off-package":[46],"modules.":[48],"Recent":[49],"studies":[50],"on":[51,137],"caches":[53],"propose":[54],"several":[55],"variants":[56,209,235],"optimize":[58],"performance":[59],"and":[60,74,119,140,153,175,187,203],"power":[61],"systems.":[64],"However,":[65],"none":[66],"existing":[69],"works":[70],"discuss":[71],"its":[72,159,176],"design":[73,81,139],"verification":[75,120,141],"aspect.":[76],"controller":[79,160],"(DCC)":[80],"is":[82,95],"significantly":[83],"complex":[84],"in":[85,161,219],"comparison":[86],"conventional":[89],"DRAM-based":[90],"main":[91],"memory":[92],"controller.":[93],"This":[94],"because":[96],"it":[97,124],"involves":[98],"controlling":[99],"both":[100],"timing":[102,188],"aspect":[103,112],"system":[106],"well":[108],"functional":[111],"Therefore,":[115],"without":[116],"rigorous":[117],"modeling":[118],"such":[122],"designs,":[123],"would":[125],"be":[126,213],"difficult":[127],"ensure":[129],"correctness.":[130],"In":[131],"current":[133],"research,":[134],"we":[135,167,197,229],"focus":[136],"issues":[142],"DCC.":[144],"We":[145,182],"select":[146],"common":[148,170],"variant":[149,171,192],"build":[154],"formal":[156,201],"model":[157,177,194,218],"terms":[162],"interacting":[164],"state":[165],"machines;":[166],"term":[168],"baseline":[174],"base":[180,217],"model.":[181],"then":[183],"verify":[184],"safety,":[185],"liveness,":[186],"properties":[189,206],"this":[191],"checking.":[195],"Next,":[196],"demonstrate":[198],"how":[199],"models":[202],"associated":[205],"other":[208],"DCCs":[211],"can":[212],"derived":[214],"from":[215],"systematic":[221],"way.":[222],"Analyzing":[223],"individual":[225],"variations,":[228],"observe":[230],"that":[231],"most":[232],"exhibit":[236],"product-line":[237],"characteristics.":[238]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}