{"id":"https://openalex.org/W2896090304","doi":"https://doi.org/10.1109/tcad.2018.2857044","title":"McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM","display_name":"McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM","publication_year":2018,"publication_date":"2018-10-16","ids":{"openalex":"https://openalex.org/W2896090304","doi":"https://doi.org/10.1109/tcad.2018.2857044","mag":"2896090304"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2857044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2857044","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045924288","display_name":"Hyunsung Shin","orcid":"https://orcid.org/0000-0001-8104-3368"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hyunsung Shin","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100357419","display_name":"Dongyoung Kim","orcid":"https://orcid.org/0000-0002-1441-9254"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dongyoung Kim","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064884832","display_name":"Eunhyeok Park","orcid":"https://orcid.org/0000-0002-7331-9819"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eunhyeok Park","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100406372","display_name":"Sungho Park","orcid":"https://orcid.org/0000-0001-7416-1059"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Park","raw_affiliation_strings":["Memory Division, Samsung Electronics, Hwaseong, South Korea"],"affiliations":[{"raw_affiliation_string":"Memory Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011840486","display_name":"Yong-Sik Park","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yongsik Park","raw_affiliation_strings":["Memory Division, Samsung Electronics, Hwaseong, South Korea"],"affiliations":[{"raw_affiliation_string":"Memory Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5045924288"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.2583,"has_fulltext":false,"cited_by_count":85,"citation_normalized_percentile":{"value":0.92730363,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"37","issue":"11","first_page":"2613","last_page":"2622"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7905423641204834},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7500331401824951},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7483968138694763},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.7288796901702881},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6580911874771118},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5467677116394043},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48240721225738525},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4794858396053314},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4221181869506836},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3970179855823517},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3435152769088745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19182440638542175},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1895902454853058},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14014115929603577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07187128067016602}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7905423641204834},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7500331401824951},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7483968138694763},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.7288796901702881},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6580911874771118},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5467677116394043},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48240721225738525},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4794858396053314},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4221181869506836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3970179855823517},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3435152769088745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19182440638542175},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1895902454853058},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14014115929603577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07187128067016602},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2857044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2857044","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2048266589","https://openalex.org/W2152839228","https://openalex.org/W2285660444","https://openalex.org/W2469490737","https://openalex.org/W2518511512","https://openalex.org/W2582737986","https://openalex.org/W2594492285","https://openalex.org/W2605347906","https://openalex.org/W2606722458","https://openalex.org/W2744228767","https://openalex.org/W2745228312","https://openalex.org/W2761554591","https://openalex.org/W2765234579","https://openalex.org/W2791110811","https://openalex.org/W2794141774","https://openalex.org/W2883929540","https://openalex.org/W3105314253","https://openalex.org/W6720242923","https://openalex.org/W6744764497"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2154976966","https://openalex.org/W1976244802","https://openalex.org/W2083934844","https://openalex.org/W2800626838"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,17,74,79],"novel":[3],"memory":[4,36,41],"architecture":[5],"for":[6,29,134],"in-memory":[7],"computation":[8,28],"called":[9],"McDRAM,":[10],"where":[11,66],"DRAM":[12],"dies":[13],"are":[14],"equipped":[15,69],"with":[16,70,78,85],"large":[18,136],"number":[19],"of":[20,116],"multiply":[21],"accumulate":[22],"(MAC)":[23],"units":[24],"to":[25],"perform":[26],"matrix":[27],"neural":[30],"networks.":[31],"By":[32],"exploiting":[33],"high":[34],"internal":[35],"bandwidth":[37],"and":[38,48,90,99,110,122,131],"reducing":[39],"offchip":[40],"accesses,":[42],"McDRAM":[43,67,96,118],"realizes":[44],"both":[45],"low":[46],"latency":[47],"energy":[49],"efficient":[50],"computation.":[51],"In":[52],"our":[53],"experiments,":[54],"we":[55],"obtained":[56],"the":[57,62,86,91,104,107,113,135],"chip":[58,76],"layout":[59],"based":[60],"on":[61],"state-of-the-art":[63],"memory,":[64],"LPDDR4":[65],"is":[68],"2048":[71],"MACs":[72],"in":[73,103,127],"single":[75],"package":[77],"small":[80],"area":[81],"overhead":[82],"(4.7%).":[83],"Compared":[84],"state-ofthe-art":[87],"accelerator,":[88],"TPU":[89,130],"power-efficient":[92],"GPU,":[93],"Nvidia":[94],"P4,":[95,132],"offers":[97],"9.5\u00d7":[98],"14.4\u00d7":[100],"speedup,":[101],"respectively,":[102,133],"case":[105],"that":[106],"large-scale":[108],"MLPs":[109],"RNNs":[111],"adopt":[112],"batch":[114],"size":[115],"1.":[117],"also":[119],"gives":[120],"2.1\u00d7":[121],"3.7\u00d7":[123],"better":[124],"computational":[125],"efficiency":[126],"TOPS/W":[128],"than":[129],"batches.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":19},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}