{"id":"https://openalex.org/W2896162527","doi":"https://doi.org/10.1109/tcad.2018.2857040","title":"Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis","display_name":"Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis","publication_year":2018,"publication_date":"2018-10-16","ids":{"openalex":"https://openalex.org/W2896162527","doi":"https://doi.org/10.1109/tcad.2018.2857040","mag":"2896162527"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2857040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2857040","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037907399","display_name":"Tingyuan Liang","orcid":"https://orcid.org/0000-0002-0390-2320"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tingyuan Liang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0002-0390-2320","affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047571832","display_name":"Jieru Zhao","orcid":"https://orcid.org/0000-0001-8211-2812"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jieru Zhao","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067631851","display_name":"Feng Liang","orcid":"https://orcid.org/0000-0002-9393-6224"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Liang Feng","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024130730","display_name":"Sharad Sinha","orcid":"https://orcid.org/0000-0002-4532-2017"},"institutions":[{"id":"https://openalex.org/I4210112052","display_name":"Indian Institute of Technology Goa","ror":"https://ror.org/02v7trd43","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210112052"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sharad Sinha","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Goa, Goa, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Goa, Goa, India","institution_ids":["https://openalex.org/I4210112052"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0002-7622-6714","affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1529,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.79307422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"37","issue":"11","first_page":"2555","last_page":"2566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.8322937488555908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.791199266910553},{"id":"https://openalex.org/keywords/c-dynamic-memory-allocation","display_name":"C dynamic memory allocation","score":0.7031078338623047},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6274000406265259},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4985690116882324},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49459168314933777},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4767899513244629},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44608253240585327},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42153623700141907},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20415544509887695},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16680431365966797},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16289940476417542}],"concepts":[{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.8322937488555908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.791199266910553},{"id":"https://openalex.org/C34339311","wikidata":"https://www.wikidata.org/wiki/Q1050390","display_name":"C dynamic memory allocation","level":4,"score":0.7031078338623047},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6274000406265259},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4985690116882324},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49459168314933777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4767899513244629},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44608253240585327},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42153623700141907},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20415544509887695},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16680431365966797},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16289940476417542}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2018.2857040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2857040","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-93978","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-93978","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"pmh:oai:repository.ust.hk:1783.1-93978","is_oa":false,"landing_page_url":"http://lbdiscover.ust.hk/uresolver?url_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rfr_id=info:sid/HKUST:SPI&rft.genre=article&rft.issn=0278-0070&rft.volume=37&rft.issue=11&rft.date=2018&rft.spage=2555&rft.aulast=Liang&rft.aufirst=Tingyuan&rft.atitle=Hi-DMM%3A%20High-Performance%20Dynamic%20Memory%20Management%20in%20High-Level%20Synthesis&rft.title=IEEE%20Transactions%20on%20Computer-Aided%20Design%20of%20Integrated%20Circuits%20and%20Systems","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1583464938","https://openalex.org/W1613094071","https://openalex.org/W1746694335","https://openalex.org/W1971680255","https://openalex.org/W2036525499","https://openalex.org/W2038985591","https://openalex.org/W2118420116","https://openalex.org/W2145494916","https://openalex.org/W2147847689","https://openalex.org/W2153185479","https://openalex.org/W2166029537","https://openalex.org/W2263705465","https://openalex.org/W2336679799","https://openalex.org/W4237292617","https://openalex.org/W4246166885","https://openalex.org/W6636689538","https://openalex.org/W6637777816","https://openalex.org/W6643319821","https://openalex.org/W6660259079"],"related_works":["https://openalex.org/W2757277640","https://openalex.org/W2043640140","https://openalex.org/W1532344523","https://openalex.org/W4289363007","https://openalex.org/W2944623006","https://openalex.org/W2166167766","https://openalex.org/W2896162527","https://openalex.org/W4256232292","https://openalex.org/W2965005859","https://openalex.org/W2898191381"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,104,172],"(HLS)":[2],"of":[3,74,121,152,173],"field":[4],"programmable":[5],"gate":[6],"array":[7],"(FPGA)-based":[8],"accelerators":[9],"has":[10],"been":[11],"proposed":[12],"in":[13,38,65,94,128,177],"order":[14],"to":[15,22,47,103,136],"simplify":[16],"accelerator":[17],"design":[18,23,68],"process":[19],"with":[20,78,85,145,164],"respect":[21],"time":[24],"and":[25,44,58,90,117,131],"complexity.":[26],"However,":[27],"modern":[28],"HLS":[29,67,179],"tools":[30,107],"do":[31],"not":[32],"consider":[33],"dynamic":[34,55,79,87,149,174],"memory":[35,49,56,80,88,133,150,154,175],"allocation":[36,57,115,134,151],"constructs":[37,81,176],"high-level":[39],"programming":[40],"languages":[41],"like":[42,108],"C":[43,76],"limit":[45],"themselves":[46],"static":[48],"allocation.":[50],"This":[51],"paper":[52],"proposes":[53],"a":[54,160],"management":[59,91],"scheme,":[60],"called":[61],"Hi-DMM,":[62],"for":[63,171],"inclusion":[64],"commercial":[66,106,178],"flows.":[69,180],"Hi-DMM":[70,124,144],"performs":[71],"source-to-source":[72],"transformation":[73],"user":[75],"code":[77,84,100],"into":[82],"C-source":[83,99],"the":[86,122,169],"allocator":[89],"scheme":[92],"developed":[93],"this":[95],"paper.":[96],"The":[97],"transformed":[98],"is":[101],"amenable":[102],"by":[105,142],"Vivado":[109],"HLS.":[110],"Relying":[111],"on":[112],"buddy":[113],"tree-based":[114],"schemes":[116],"efficient":[118],"hardware":[119],"implementation":[120],"allocators,":[123],"achieves":[125],"4x":[126],"speed-up":[127],"both":[129],"fine-grained":[130],"coarse-grained":[132],"compared":[135],"previous":[137],"works.":[138],"Experimental":[139],"results":[140],"obtained":[141],"including":[143],"Vivado-HLS":[146],"show":[147],"that":[148],"FPGA":[153],"resources":[155],"can":[156],"be":[157],"achieved":[158],"at":[159],"much":[161],"lower":[162],"latency":[163],"minimal":[165],"resource":[166],"overhead,":[167],"paving":[168],"way":[170]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}