{"id":"https://openalex.org/W2868194494","doi":"https://doi.org/10.1109/tcad.2018.2855131","title":"Exploiting Shared-Memory to Steer Scalability of Fault Simulation Using Multicore Systems","display_name":"Exploiting Shared-Memory to Steer Scalability of Fault Simulation Using Multicore Systems","publication_year":2018,"publication_date":"2018-07-12","ids":{"openalex":"https://openalex.org/W2868194494","doi":"https://doi.org/10.1109/tcad.2018.2855131","mag":"2868194494"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2855131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2855131","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/1313832","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019013823","display_name":"Stavros Hadjitheophanous","orcid":"https://orcid.org/0000-0002-9029-2101"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Stavros Hadjitheophanous","raw_affiliation_strings":["Electrical and Computer Engineering Department and the KIOS Research and Innovation Center of Excellence, University of Cyprus, Nicosia, Cyprus"],"raw_orcid":"https://orcid.org/0000-0002-9029-2101","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department and the KIOS Research and Innovation Center of Excellence, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077460840","display_name":"Stelios Neophytou","orcid":"https://orcid.org/0000-0001-5728-6845"},"institutions":[{"id":"https://openalex.org/I17389662","display_name":"University of Nicosia","ror":"https://ror.org/04v18t651","country_code":"CY","type":"education","lineage":["https://openalex.org/I17389662"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Stelios N. Neophytou","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Nicosia, Nicosia, Cyprus"],"raw_orcid":"https://orcid.org/0000-0001-5728-6845","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Nicosia, Nicosia, Cyprus","institution_ids":["https://openalex.org/I17389662"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063130153","display_name":"Maria K. Michael","orcid":"https://orcid.org/0000-0002-1943-6547"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Maria K. Michael","raw_affiliation_strings":["Electrical and Computer Engineering Department and the KIOS Research and Innovation Center of Excellence, University of Cyprus, Nicosia, Cyprus"],"raw_orcid":"https://orcid.org/0000-0002-1943-6547","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department and the KIOS Research and Innovation Center of Excellence, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4751,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62759575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"38","issue":"8","first_page":"1466","last_page":"1479"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8545479774475098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997452020645142},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7711523771286011},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6578628420829773},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.641586184501648},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.49483245611190796},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4181153476238251},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41631966829299927},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3355734348297119}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8545479774475098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997452020645142},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7711523771286011},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6578628420829773},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.641586184501648},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.49483245611190796},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4181153476238251},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41631966829299927},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3355734348297119},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2018.2855131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2855131","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:1313832","is_oa":true,"landing_page_url":"https://zenodo.org/record/1313832","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1-14","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:1313832","is_oa":true,"landing_page_url":"https://zenodo.org/record/1313832","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1-14","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G130473036","display_name":null,"funder_award_id":"739551","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1514439880","https://openalex.org/W1849928240","https://openalex.org/W1982628661","https://openalex.org/W1999039453","https://openalex.org/W2003968955","https://openalex.org/W2008424443","https://openalex.org/W2016563360","https://openalex.org/W2049423177","https://openalex.org/W2061141752","https://openalex.org/W2061411509","https://openalex.org/W2062716389","https://openalex.org/W2097275999","https://openalex.org/W2100092298","https://openalex.org/W2125029377","https://openalex.org/W2133250872","https://openalex.org/W2134895826","https://openalex.org/W2139989464","https://openalex.org/W2143150203","https://openalex.org/W2145224769","https://openalex.org/W2149363178","https://openalex.org/W2151762825","https://openalex.org/W2154934646","https://openalex.org/W2156640787","https://openalex.org/W2165806469","https://openalex.org/W2401625056","https://openalex.org/W2485178227","https://openalex.org/W2511040012","https://openalex.org/W2541915268","https://openalex.org/W3160124389","https://openalex.org/W4231973520","https://openalex.org/W4239966953","https://openalex.org/W4240513729","https://openalex.org/W4252197513"],"related_works":["https://openalex.org/W2264746079","https://openalex.org/W1542410906","https://openalex.org/W2023832055","https://openalex.org/W197049984","https://openalex.org/W2082485924","https://openalex.org/W2007651078","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W1987160526","https://openalex.org/W2918840249"],"abstract_inverted_index":{"Current":[0],"and":[1,19,90,102],"future":[2],"multicore":[3,40],"architectures":[4],"can":[5],"significantly":[6],"accelerate":[7],"the":[8,16,20,33,46,49,67,70,84,107,110,113,118,133],"performance":[9],"of":[10,22,48,51,69,79,109,115,132],"test":[11,104],"automation":[12],"procedures":[13],"depending":[14],"on":[15,57,66],"underlying":[17],"architecture":[18],"scalability":[21,44,108],"their":[23],"algorithms.":[24],"This":[25],"paper":[26],"proposes":[27],"a":[28,58,77],"new":[29],"parallel":[30],"methodology":[31],"targeting":[32],"fault":[34,88],"simulation":[35],"problem,":[36],"for":[37,99],"shared":[38],"memory":[39],"systems,":[41],"that":[42,63],"maintains":[43],"with":[45],"increase":[47],"number":[50,78,114],"cores.":[52],"The":[53,95],"method":[54],"is":[55],"based":[56],"simple":[59],"single":[60],"thread":[61],"process":[62,72],"allows":[64],"focusing":[65],"optimization":[68],"parallelization":[71],"in":[73,83],"different":[74],"dimensions.":[75],"Additionally,":[76],"optimizations":[80],"are":[81],"incorporated":[82],"approach":[85],"to":[86,91],"control":[87],"dropping":[89],"avoid":[92],"unnecessary":[93],"work.":[94],"reported":[96,119],"experimental":[97],"results,":[98],"both":[100],"random":[101],"deterministic":[103],"sets,":[105],"demonstrate":[106],"method.":[111],"As":[112],"cores":[116],"increases,":[117],"speed-up":[120],"increases":[121],"proportionally,":[122],"where":[123],"comparable":[124],"recent":[125],"methods":[126],"report":[127],"saturation":[128],"or":[129],"even":[130],"reduction":[131],"obtained":[134],"speed-up.":[135]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}