{"id":"https://openalex.org/W2802478876","doi":"https://doi.org/10.1109/tcad.2018.2834437","title":"Scalable Construction of Clock Trees With Useful Skew and High Timing Quality","display_name":"Scalable Construction of Clock Trees With Useful Skew and High Timing Quality","publication_year":2018,"publication_date":"2018-05-08","ids":{"openalex":"https://openalex.org/W2802478876","doi":"https://doi.org/10.1109/tcad.2018.2834437","mag":"2802478876"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2834437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834437","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["Department of Electrical and computer engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-4183-6926","affiliations":[{"raw_affiliation_string":"Department of Electrical and computer engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.505,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65930249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"38","issue":"6","first_page":"1161","last_page":"1174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7695529460906982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7207784056663513},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6934372186660767},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6084893345832825},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5241185426712036},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48491841554641724},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4313186705112457},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4266108274459839},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32469362020492554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15419906377792358},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14845845103263855},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0856383740901947},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08496600389480591}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7695529460906982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7207784056663513},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6934372186660767},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6084893345832825},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5241185426712036},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48491841554641724},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4313186705112457},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4266108274459839},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32469362020492554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15419906377792358},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14845845103263855},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0856383740901947},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08496600389480591},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2834437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834437","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Life below water","id":"https://metadata.un.org/sdg/14"}],"awards":[{"id":"https://openalex.org/G2873781062","display_name":null,"funder_award_id":"CCF-1527562","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8871102312","display_name":null,"funder_award_id":"CCF-1755825","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1983206124","https://openalex.org/W2011778848","https://openalex.org/W2014965059","https://openalex.org/W2023981464","https://openalex.org/W2029522775","https://openalex.org/W2034653499","https://openalex.org/W2041950850","https://openalex.org/W2060463852","https://openalex.org/W2128237591","https://openalex.org/W2128335981","https://openalex.org/W2180955215","https://openalex.org/W2293567771","https://openalex.org/W2333469681","https://openalex.org/W2510949177","https://openalex.org/W2534962094","https://openalex.org/W2955479062","https://openalex.org/W4230442644","https://openalex.org/W4237096326","https://openalex.org/W4246946013","https://openalex.org/W4254506919","https://openalex.org/W6659274685"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2097706495","https://openalex.org/W2066822161"],"abstract_inverted_index":{"Clock":[0],"trees":[1,87,159],"can":[2,51,120],"be":[3,26,39,52,121],"constructed":[4,246],"based":[5,96],"on":[6,97],"static":[7,43],"arrival":[8,44,102,178],"time":[9,45,103,179],"constraints":[10,19,32,46,104,180,196,253],"or":[11],"dynamic":[12,30],"implied":[13,17],"skew":[14,18,31,86],"constraints.":[15],"Dynamic":[16],"allow":[20],"the":[21,29,81,99,150,177,184,188,195,200,227,230,245,255],"full":[22],"timing":[23,63,91,212,216,224,252],"margins":[24],"to":[25,38,132,138,191,209,242],"utilized.":[27],"However,":[28],"require":[33],"a":[34,60,71,115,124,140,205,237],"high":[35,90,141,215],"run-time":[36],"complexity":[37],"evaluated.":[40],"In":[41,68,156],"contrast,":[42],"are":[47,174,181,197,248],"more":[48],"restrictive":[49,190],"but":[50],"evaluated":[53],"in":[54,127],"constant":[55,128],"time.":[56,129],"Consequently,":[57],"there":[58],"is":[59,78,95,136,218,234],"tradeoff":[61],"between":[62],"margin":[64],"utilization":[65],"and":[66,108,170],"run-time.":[67],"this":[69],"paper,":[70],"scalable":[72],"clock":[73,158,238],"tree":[74,163,166,201,239],"synthesis":[75],"(CTS)":[76],"framework":[77,233,241],"proposed":[79,231],"for":[80],"construction":[82,151,202],"of":[83,101,117,143,152,186,250,257],"low-cost":[84],"useful":[85],"(USTs)":[88],"with":[89,105,154,160,183,236],"quality.":[92],"The":[93,130,214],"scalability":[94],"combining":[98],"use":[100],"virtual":[106],"minimum":[107],"maximum":[109],"delay":[110],"offsets,":[111],"which":[112,147],"facilitates":[113],"that":[114,244],"pair":[116],"smaller":[118],"subtrees":[119,135],"joined":[122],"into":[123,149],"larger":[125],"subtree":[126],"ability":[131],"quickly":[133],"join":[134],"leveraged":[137],"perform":[139],"degree":[142],"solution":[144],"space":[145],"exploration,":[146],"translates":[148],"USTs":[153,247],"low-cost.":[155],"particular,":[157],"various":[161],"routing":[162],"topologies,":[164,167],"buffer":[165,168],"sizes,":[169],"stem":[171],"wire":[172],"lengths":[173],"explored.":[175],"Moreover,":[176],"specified":[182],"objective":[185],"being":[187],"least":[189],"reduce":[192],"cost.":[193],"Furthermore,":[194],"respecified":[198],"throughout":[199],"process":[203],"using":[204,226],"slack":[206],"graph":[207],"(SG)":[208],"expose":[210],"additional":[211],"margins.":[213],"quality":[217],"obtained":[219],"by":[220],"seamlessly":[221],"integrating":[222],"arbitrary":[223],"models":[225],"SG.":[228],"Finally,":[229],"CTS":[232],"integrated":[235],"optimization":[240],"demonstrate":[243],"capable":[249],"meeting":[251],"under":[254],"influence":[256],"on-chip":[258],"variations.":[259]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}